... | @@ -4,6 +4,11 @@ The AsyncArt Project is comprised by a set of Open-Source HDL libraries and exam |
... | @@ -4,6 +4,11 @@ The AsyncArt Project is comprised by a set of Open-Source HDL libraries and exam |
|
targeted to the efficient implementation of **Globally Asynchronous, Locally Synchronous (GALS)**
|
|
targeted to the efficient implementation of **Globally Asynchronous, Locally Synchronous (GALS)**
|
|
design architectures over Commercial-Off-The-Shelf FPGA devices.
|
|
design architectures over Commercial-Off-The-Shelf FPGA devices.
|
|
|
|
|
|
|
|
More than a standard library, the core of the
|
|
|
|
AsyncArt project is a **collection of very simple reference design
|
|
|
|
examples** that contain useful tricks and methodologies that can be **easily
|
|
|
|
extended to more complex projects**.
|
|
|
|
|
|
# Application
|
|
# Application
|
|
|
|
|
|
A GALS circuit consists of a set of **locally synchronous modules** communicating with each other via asynchronous wrappers. In this way, each synchronous subsystem ("clock domain") can run on its own **locally generated independent clock (frequency)**, while sharing data with their neighboring modules by using **asynchronous micropipelines**.
|
|
A GALS circuit consists of a set of **locally synchronous modules** communicating with each other via asynchronous wrappers. In this way, each synchronous subsystem ("clock domain") can run on its own **locally generated independent clock (frequency)**, while sharing data with their neighboring modules by using **asynchronous micropipelines**.
|
... | @@ -16,14 +21,9 @@ Another solution is to use a **GALS design style**: there are different (e.g. ph |
... | @@ -16,14 +21,9 @@ Another solution is to use a **GALS design style**: there are different (e.g. ph |
|
|
|
|
|
# Technical Details
|
|
# Technical Details
|
|
|
|
|
|
More than a standard library, the core of the
|
|
|
|
AsyncArt project is a **collection of very simple reference design
|
|
|
|
examples** that contain useful tricks and methodologies that can be **easily
|
|
|
|
extended to more complex projects**.
|
|
|
|
|
|
|
|
The original AsyncArt research project was conducted by **Javier Garcia-Lasheras** between 2005 and 2007 with the support of the **Communication, Signal and Microwaves group** of the [Public University of Navarre](https://www.unavarra.es/?languageId=1). The target for this research was to demonstrate the advantages of a full featured System-on-Chip ASIC implemented with the GALS approach. After heavy testing in FPGAs, an ASIC chip dubbed PNX-2006 was successfully built, demonstrating Asynchronous Network-on-Chip capabilities and active power consumption and EM interference reduction techniques.
|
|
The original AsyncArt research project was conducted by **Javier Garcia-Lasheras** between 2005 and 2007 with the support of the **Communication, Signal and Microwaves group** of the [Public University of Navarre](https://www.unavarra.es/?languageId=1). The target for this research was to demonstrate the advantages of a full featured System-on-Chip ASIC implemented with the GALS approach. After heavy testing in FPGAs, an ASIC chip dubbed PNX-2006 was successfully built, demonstrating Asynchronous Network-on-Chip capabilities and active power consumption and EM interference reduction techniques.
|
|
|
|
|
|
During the research, we noticed that the FPGA prototypes performed very close to the physical limit of the technology while incurring in a very low logic overhead. Being aware of this being a major breakthrough, we published the internal details for our GALS implementation for FPGAs in the following paper:
|
|
During the research, we noticed that the FPGA prototypes performed very close to the physical limit of the technology while incurring in a very low logic overhead. Indeed, they performed far better than the PNX-2006, because while the foundry we used for the ASIC was using a 0.5 micrometer CMOS process, the FPGA devices for the prototypes were based on 45 and 90 nanometers processes. In order to allow further research on this topic, we published the internal technical details for our GALS implementation for FPGAs in the following paper:
|
|
|
|
|
|
- [Efficient implementation of GALS systems over commercial
|
|
- [Efficient implementation of GALS systems over commercial
|
|
synchronous FPGAs: a new
|
|
synchronous FPGAs: a new
|
... | | ... | |