|
|
# Description
|
|
|
|
|
|
# Educative Resources
|
|
|
\_
|
|
|
Asynchronous macro-modules were a Pain to Build but a Joy to Use
|
|
|
Wesley A. Clark
|
|
|
\_
|
|
|
# Prerequisites
|
|
|
|
|
|
\_Asynchronous macro-modules were a Pain to Build but a Joy to Use
|
|
|
Wesley A. Clark\_
|
|
|
|
|
|
Asynchronous logic design may be a very hard subject. In order to fully
|
|
|
understand the power of this kind of design and its potential advantages
|
|
|
over the traditional synchronous paradigm,
|
|
|
over the traditional synchronous paradigm, a solid background in digital
|
|
|
|
|
|
For those designers used to asynchronous design, the subtle design
|
|
|
tricks & details present in the AsyncArt reference designs will be clear
|
|
|
enough after the reading of the next paper (the content is also
|
|
|
available in the [www.asyncart.com](www.asyncart.com) webpage):
|
|
|
enough after reading the next paper (the content is also available in
|
|
|
the [www.asyncart.com](www.asyncart.com) webpage):
|
|
|
|
|
|
-
|
|
|
\[\[\]\]
|
|
|
- Efficient implementation of GALS systems over commercial synchronous
|
|
|
FPGAs: a new approach
|
|
|
[http://arxiv.org/abs/arXiv:0802.3441](https://www.ohwr.org/project/http/wikis)
|
|
|
|
|
|
# Reference Designs
|
|
|
|
... | ... | |