|
|
|
# AMC FMC Carrier Kintex (AFCKU)
|
|
|
|
|
|
|
|
## Project description
|
|
|
|
|
|
|
|
The AMC FMC carrier is partially based on SPEC (supply, WR clocks)
|
|
|
|
design. Among many features, the card has very flexible clock circuit
|
|
|
|
that enables any clock source to be connected to any clock input,
|
|
|
|
including telecom clock, FMC clocks and FPGA.
|
|
|
|
It is very similar design to [AMC FMC
|
|
|
|
board](https://www.ohwr.org/project/afc/wiki), the only difference is
|
|
|
|
faster FPGA from Kintex Ultrascale
|
|
|
|
family.
|
|
|
|
|
|
|
|
**TEMPLATE DATA BELOW**
|
|
|
|
-----
|
|
|
|
|
|
|
|
![](/uploads/8d067b3a11897ddb9e41cf4f26acf05b/AFCK_top_small.jpg)
|
|
|
|
*AFCK production board** - ([Top
|
|
|
|
view](https://www.ohwr.org/project/afck/uploads/f77f253de9ae5a15a65ceb56592e7deb/AFCK_top.JPG), [Bottom
|
|
|
|
view](https://www.ohwr.org/project/afck/uploads/18f6a5d8108574937aa16898a38c0303/AFCK_bot.JPG))
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Main features
|
|
|
|
|
|
|
|
- **Programmable resources:**
|
|
|
|
- Xilinx Kintex-7 325T FFG900 FPGA
|
|
|
|
- MMC: LPC1764FBD100, optionally Atxmega128A1U-AU
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- **Memory:**
|
|
|
|
- 2 GB DDR3 SDRAM (32-bit interface), 800Mhz
|
|
|
|
- SPI Flash for FPGA configuration
|
|
|
|
- SPI Flash for user data storage
|
|
|
|
- EEPROM with MAC and unique ID
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- **Connectivity:**
|
|
|
|
- 2 high pin count (HPC) slots for 2 single width mezzanines or 1
|
|
|
|
double width mezzanine
|
|
|
|
- Mini-USB UART connected to FPGA or MMC
|
|
|
|
- Mini-USB connected to the IPMI processor
|
|
|
|
- Stand-alone power connector(12V, 3.3V aux)
|
|
|
|
- SATA connector for Port2, Port3 with possibility of switching to
|
|
|
|
FPGA MGT
|
|
|
|
- MGT connected to FMC1, FMC2, Fat Pipe 1, Fat Pipe 2 (optional),
|
|
|
|
Port0, Port1, Port2 (optional), Port3 (optional), RTM (optional)
|
|
|
|
- RTM connector with 8 GTP routed to it. Compatible with rtm-sfp8
|
|
|
|
module.
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- **Supply:**
|
|
|
|
- Power supply for FPGA, memory, FMCs - programmable VADJ 1.8-3.3V
|
|
|
|
(independent for each FMC)
|
|
|
|
- Voltage and current monitoring for all FMC power buses
|
|
|
|
- Clock distribution circuit compatible with WR
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- **Other:**
|
|
|
|
- Temperature monitoring: FMC1, FMC2, supply, FPGA core, DDR
|
|
|
|
memory
|
|
|
|
- JTAG multiplexer (SCANSTA) for FMC access
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Detailed project information
|
|
|
|
|
|
|
|
- Documentation:
|
|
|
|
- Schematics
|
|
|
|
([PDF](https://www.ohwr.org/project/afck/blob/master/PCB_AMC_FMC_Carrier%20Kintex/SCH_AMC_FMC_Carrier_Kintex_v1.PDF),
|
|
|
|
[Altium
|
|
|
|
sources](https://www.ohwr.org/project/afck/tree/master/PCB_AMC_FMC_Carrier%20Kintex/SCH))
|
|
|
|
- PCB
|
|
|
|
([PDF](https://www.ohwr.org/project/afck/blob/master/PCB_AMC_FMC_Carrier%20Kintex/PCB_AMC_FMC_Carrier_Kintex_v1.PDF),
|
|
|
|
[Altium
|
|
|
|
sources](https://www.ohwr.org/project/afck/blob/master/PCB_AMC_FMC_Carrier%20Kintex/AMC_FMC_Carrier_Kintex_v1.PcbDoc))
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- [Users](Users)
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Contacts
|
|
|
|
|
|
|
|
### Commercial producers
|
|
|
|
|
|
|
|
- [Creotech](http://creotech.pl), Poland
|
|
|
|
|
|
|
|
### General question about project
|
|
|
|
|
|
|
|
- [Filip Świtakowski](mailto:filip.switakowski@creotech.pl)
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Project status
|
|
|
|
|
|
|
|
|**Date**|**Event**|
|
|
|
|
|----|----|
|
|
|
|
|01-01-2021|Start working on schematic|
|
|
|
|
|xx-09-2021|PCB finished|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
Filip Świtakowski - 02 Sep 2021 |
|
|
|
\ No newline at end of file |