


Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title:	RS232_and_USB_ports		
Size:	A4	Drawn by:	J. Gabriel R.E.
Revision:	3.3	Date:	08/10/2012
Project:	White Rabbit		
		Sheet	4 of 23





C/Basa, Parcela 19, Nave 3
Poligono Ind. Juncarl
18210-Peligros-Granada
Spain
www.sevensols.com

SEVEN
Solutions






Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.




Title:		<i>CPU_100M_Ethernet</i>	
Size: A3	Drawn by: J. Gabriel R.E.		
Revision: 3.3	Date: 08/10/2012	Sheet 6 of 23	
Project:		White Rabbit	

C/Baza, Parcela 19, Nave 3
Poligono Ind. Juncaril
18210-Peligros-Granada
Spain
www.sevensols.com



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.




IC6E

AT91SAM9G45-CU

IC6C

AT91SAM9G45-CU





Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title:	CPU_IO_Ports		
Size: A4	Drawn by:	J. Gabriel R.E.	
Revision: 3.3	Date:	08/10/2012	Sheet 9 of 23
Project:	White Rabbit		

C/Baza, Parcela 19, Nave 3
Polígono Ind. Juncaril
18210-Peligras-Granada
Spain
www.sevensols.com

SEVEN
Solutions




Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title: ExternalWatchDogs		
Size: A4	Drawn by: J. Gabriel R.E.	
Revision: 3.3	Date: 08/10/2012	Sheet 10 of 23
Project: White Rabbit		

C/Baza, Parcela 19, Nave 3
 Poligono Ind. Juncaril
 18210-Peligros-Granada
 Spain
www.sevensols.com





IC330		
QDRH1 D35	L14	IO L10N_MRCC_36
QDRH1 D34	L12	IO L10P_MRCC_36
QDRH1 D33	J16	IO L14N_VREF_36
QDRH1 D32	F15	IO L16N_36
QDRH1 BWSz3	M15	IO L17N_36
QDRH1 D31	B15	IO L15N_36
QDRH1 D30	B16	IO L11N_SRCC_36
QDRH1 D29	E16	IO L13P_36
QDRH1 D28	B17	IO L5N_36
QDRH1 D27	F16	IO L12P_VRN_36
QDRH1 D26	K16	IO L19P_MRCC_36
QDRH1 D25	J15	IO L18N_36
QDRH1 D24	H15	IO L18P_36
QDRH1 D23	D15	IO L19P_36
QDRH1 BWSz2	G16	IO L12N_VRP_36
QDRH1 D22	C15	IO L11N_36
QDRH1 D21	D17	IO L10N_36
QDRH1 D20	E17	IO L0N_36
QDRH1 D19	F17	IO L0P_36
QDRH1 D18	K17	IO L0P_36
QDRH1 D17	M18	IO L7P_36
QDRH1 D16	L19	IO L4P_36
QDRH1 D15	H18	IO L8N_SRCC_36
QDRH1 D14	G17	IO L3N_36
QDRH1 BWSz1	M17	IO L7N_36
QDRH1 D13	G16	IO L16P_36
QDRH1 D12	K17	IO L12P_36
QDRH1 D11	M18	IO L17P_36
QDRH1 D10	J17	IO L14P_36
QDRH1 D9	L16	IO L9N_MRCC_36
QDRH1 D8	J19	IO L6N_36
QDRH1 D7	G18	IO L8P_SRCC_36
QDRH1 D6	H17	IO L3P_36
QDRH1 D5	E18	IO L1P_36
QDRH1 BWSz0	K17	IO L2N_36
QDRH1 D4	D16	IO L13N_36
QDRH1 D3	L18	IO L4N_VREF_36
QDRH1 D2	A16	IO L11P_SRCC_36
QDRH1 D1	C17	IO L15P_36
QDRH1 D0	C16	IO L19N_36

XC6VLX130T-1FF1156C

IC331		
BANK 26		
IO L6N_26	E23	QDRH1 A18
IO L15N_26	E19	QDRH1 A17
IO L9N_MRCC_26	E19	QDRH1 A16
IO L8N_SRCC_26	E20	QDRH1 A15
IO L0N_26	E20	QDRH1 A14
IO L0P_SRCC_26	E19	QDRH1 A13
IO L15P_26	E18	QDRH1 A12
IO L11P_26	E20	QDRH1 A11
IO L7P_26	E20	QDRH1 A10
IO L3P_26	E21	VREFQDRH1
IO L4N_VREF_26	E21	QDRH1 A9
IO L10N_MRCC_26	E20	QDRH1 A8
IO L4P_26	E20	QDRH1 A7
IO L2P_26	E21	QDRH1 A6
IO L7N_26	E21	QDRH1 A5
IO L5P_26	E23	QDRH1 A4
IO L3P_26	E22	QDRH1 A3
IO L2N_26	E22	QDRH1 A2
IO L5N_26	E22	QDRH1 A1
IO L9P_MRCC_26	E24	QDRH1 A0
IO L11P_26	E21	QDRH1 CO_N
IO L10P_MRCC_26	E23	QDRH1 A0
IO L1P_26	E19	QDRH1 K_P
IO L11P_SRCC_26	E20	QDRH1 K_N
IO L11N_SRCC_26	E21	QDRH1 CO_N
IO L12P_VRN_26	E21	QDRH1 DOFFz
IO L12N_VRP_26	E21	QDRH1 DOFFz
IO L13P_26	E19	QDRH1 DOFFz
IO L13N_26	E22	VREFQDRH1
IO L14N_VREF_26	E22	QDRH1 WPSz
IO L6P_26	E23	QDRH1 RPSz
IO L3N_26	E18	QDRH1 CO
IO L17N_26	E24	QDRH1 Q1
IO L8N_SRCC_26	E22	QDRH1 Q2
IO L8P_SRCC_26	E24	QDRH1 Q3
IO L0P_26	E25	QDRH1 Q4
IO L7P_26	E27	QDRH1 Q5
IO L7N_26	E27	QDRH1 Q6
IO L13N_26	E29	QDRH1 Q7

XC6VLX130T-1FF1156C

IC332		
QDRH2 D35	AG10	IO L6N_33
QDRH2 D34	AJ11	IO L1P_33
QDRH2 D33	AL10	IO L5N_33
QDRH2 BWSz3	AC14	IO L0P_33
QDRH2 D32	AE13	IO L0P_33
QDRH2 D31	AF12	IO L2N_33
QDRH2 D30	AK12	IO L4P_33
QDRH2 D29	AD14	IO L3P_33
QDRH2 D28	AJ12	IO L2P_33
QDRH2 D27	AH13	IO L3N_33
QDRH2 D26	AJ10	IO L18P_33
QDRH2 D25	AE15	IO L8P_SRCC_33
QDRH2 D24	AD12	IO L0N_33
QDRH2 D23	AF14	IO L10P_MRCC_33
QDRH2 BWSz2	AL13	IO L14N_VREF_33
QDRH2 D22	AE14	IO L17N_33
QDRH2 D21	AC12	IO L14P_33
QDRH2 D20	AC13	IO L9N_MRCC_33
QDRH2 D19	AH14	IO L9P_MRCC_33
QDRH2 D18	AG12	IO L18N_33
QDRH2 D17	AF13	IO L16P_33
QDRH2 D16	AH12	IO L12P_VRN_33
QDRH2 D15	AK13	IO L16N_33
QDRH2 D14	AM13	IO L17P_33
QDRH2 BWSz1	AM14	IO L15N_33
QDRH2 D13	AN13	IO L7N_33
QDRH2 D12	AN12	IO L15P_33
QDRH2 D11	AE11	IO L13N_33
QDRH2 D10	AD11	IO L4N_VREF_33
QDRH2 D9	AM10	IO L10N_MRCC_33
QDRH2 D8	AG11	IO L5P_33
QDRH2 D7	AP11	IO L6P_33
QDRH2 D6	AN14	IO L19P_33
QDRH2 D5	AM12	IO L19N_33
QDRH2 BWSz0	AG13	IO L13P_33
QDRH2 D4	AP12	IO L12N_VRP_33
QDRH2 D3	AP11	IO L11N_SRCC_33
QDRH2 D2	AL13	IO L11P_SRCC_33
QDRH2 D1	AK13	IO L7P_33
QDRH2 D0	AH10	IO L1N_33
		IO L8N_SRCC_33


XC6VLX130T-1FF1156C

IC33G		
BANK 23		
IO L0N_23	AH28	QDRH2 A18
IO L1P_23	AP30	QDRH2 A17
IO L5N_23	AP29	QDRH2 A16
IO L13P_23	AL26	QDRH2 A15
IO L2P_23	AG25	QDRH2 A14
IO L2N_23	AH25	QDRH2 A13
IO L8P_SRCC_23	AL28	QDRH2 A12
IO L6P_23	AG26	QDRH2 A11
IO L5P_23	AN29	QDRH2 A10
IO L4N_VREF_23	AK29	VREFQDRH1
IO L8N_SRCC_23	AJ25	QDRH2 A9
IO L13N_23	AM26	QDRH2 A8
IO L7N_23	AM28	QDRH2 A7
IO L7P_23	AN28	QDRH2 A6
IO L19N_MRCC_23	AM27	QDRH2 A5
IO L10N_MRCC_23	AJ27	QDRH2 A4
IO L3N_23	AP31	QDRH2 A3
IO L1P_23	AN30	QDRH2 A2
IO L9P_MRCC_23	AN27	QDRH2 CO_P
IO L6N_23	AK28	QDRH2 A1
IO L10P_MRCC_23	AK27	QDRH2 CO_N
IO L1N_23	AM30	QDRH2 A0
IO L11P_SRCC_23	AH23	QDRH2 K_P
IO L11N_SRCC_23	AH24	QDRH2 K_N
IO L12P_VRN_23	AK26	QDRH2 DOFFz
IO L12N_VRP_23	AL29	QDRH2 WPSz
IO L4P_23	AH27	QDRH2 RPSz
IO L14P_23	AJ24	VREFQDRH1
IO L14N_VREF_23	AK24	QDRH2 Q9
IO L14P_22	AC19	QDRH2 Q8
IO L10P_MRCC_22	AD21	QDRH2 Q7
IO L10N_MRCC_22	AG22	QDRH2 Q6
IO L14N_VREF_22	AP27	QDRH2 Q5
IO L9N_MRCC_22	AP22	QDRH2 Q4
IO L13N_22	AD20	QDRH2 Q3
IO L12P_VRN_22	AN18	QDRH2 Q2
IO L12N_VRP_22	AK19	QDRH2 Q1
IO L10P_MRCC_22	AE19	QDRH2 Q0
IO L8N_SRCC_22		

XC6VLX130T-1FF1156C



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.





QDRH1 VREF VREFQDRH1

QDR2_1




This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.




Title: <i>CPU_JTAG_Power_PLL</i>			
Size: <i>A4</i>	Drawn by: <i>J. Gabriel R.E.</i>		
Revision: <i>3.3</i>	Date: <i>08/10/2012</i>	Sheet <i>13</i> of <i>23</i>	
Project: <i>White Rabbit</i>			

C/Baza, Parcela 19, Nave 3
Poligono Ind. Juncaril
18210-Peligros-Granada
Spain
www.sevensols.com







FPGA_GPIO[0..39]

FPGA_GPIO[0..39]

FPGA_GPIO0

AF34

FPGA_GPIO1

AE33

FPGA_GPIO2

AE34

FPGA_GPIO3

AD32

FPGA_GPIO4

AD34

FPGA_GPIO5

AC33

FPGA_GPIO6

AC34

FPGA_GPIO7

AB33

FPGA_GPIO8

AB32

FPGA_GPIO9

AA34

FPGA_GPIO10

AA33

FPGA_GPIO11

AA31

FPGA_GPIO12

AB30

FPGA_GPIO13

AC30

FPGA_GPIO14

AA28

FPGA_GPIO15

AA26

FPGA_GPIO16

AA25

FPGA_GPIO17

AB25

FPGA_GPIO18

AB27

FPGA_GPIO19

AC27

FPGA_GPIO20

AB28

FPGA_GPIO21

AD29

FPGA_GPIO22

AE31

FPGA_GPIO23

Y26

FPGA_GPIO24

AA29

FPGA_GPIO25

AA30

FPGA_GPIO26

AB31

FPGA_GPIO27

AC29

FPGA_GPIO28

AC32

FPGA_GPIO29

AD30

FPGA_GPIO30

AD31

FPGA_GPIO31

AE32

FPGA_GPIO32

AF33

FPGA_GPIO33

AC28

FPGA_GPIO34

AG33

FPGA_GPIO35

AB26

FPGA_GPIO36

AG32

FPGA_GPIO37

AF31

FPGA_GPIO38

AG31

FPGA_GPIO39

AC25

IC33B

IO_L8N_SRCC_13

IO_L10P_MRCC_13

IO_L8P_SRCC_13

IO_L14P_13

IO_L2P_13

IO_L4P_13

IO_L2N_13

IO_L4N_VREF_13

IO_L12P_VRN_13

IO_L0P_13

IO_L0N_13

IO_L1N_13

IO_L3P_13

IO_L9N_MRCC_13

IO_L7P_13

IO_L17P_13

IO_L6P_13

IO_L19P_13

IO_L15P_13

IO_L15N_13

IO_L13P_13

IO_L11P_SRCC_13

IO_L5P_13

IO_L6N_13

IO_L7N_13

IO_L1P_13

IO_L3N_13

IO_L11N_SRCC_13

IO_L12N_VRP_13

IO_L9P_MRCC_13

IO_L5N_13

IO_L14N_VREF_13

IO_L10N_MRCC_13

IO_L13N_13

IO_L16P_13

IO_L17N_13

IO_L16N_13

IO_L18N_13

IO_L18P_13

IO_L19N_13

BANK 13

XC6VLX130T-1FF1156C

Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Title:		FPGA_GPIOs	
Size:	A4	Drawn by:	J. Gabriel R.E.
Revision:	3.3	Date:	08/10/2012
Project:		Sheet	16 of 23
		White Rabbit	

C/Baza, Parcela 19, Nave 3
Polígono Ind. Juncaril
18210-Peligros-Granada
Spain
www.sevensols.com

SEVEN
Solutions

IC33A

BANK 12



XC6VLX130T-1FF1156C

Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title:	SMI_Link_7-12		
Size: A4	Drawn by:	J. Gabriel R.E.	
Revision: 3.3	Date:	08/10/2012	Sheet 18 of 23
Project:	White Rabbit		

C/Baza, Parcela 19, Nave 3
Poligono Ind. Juncaril
18210-Peligros-Granada
Spain
www.sevensols.com


SEVEN
Solutions

Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1 (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Termination resistors must be placed close to CY7C1314CV18-250BZC.

Termination resistors must be placed close to CY7C1314CV18-250BZC.




QDR2 Memories finally will be not mounted in this White Rabbit Switch V3.3 version.

Copyright CERN 2011.




This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

IC33K

BANK 32





XC6VLX130T-1FF1156C



Title: FPGA_Peripherals_Control	
Size: A4	Drawn by: J. Gabriel R.E.
Revision: 3.3	Date: 08/10/2012
Project: White Rabbit	Sheet 22 of 23




C/Baza, Parcela 19, Nave 3
Polígono Ind. Juncaril
18210-Peligros-Granada
Spain
www.sevensols.com

SEVEN
Solutions



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Title:	CPU_DDR2		
Size: A4	Drawn by:	J. Gabriel R.E.	
Revision: 3.3	Date:	08/10/2012	Sheet 23 of 23
Project:	White Rabbit		

C/Baza, Parcela 19, Nave 3
Polígono Ind. Juncaril
18210-Peligos-Granada
Spain
www.sevensols.com

SEVEN
Solutions