

<b>Project:</b> White Rabbit Switch MCH - mainboard	
<b>Sheet:</b> External 100Mbps Ethernet PHY & magnetics	
<b>Version:</b> 1.1.0	<b>Date:</b> 2009/11/12
<b>Author:</b> Tomasz Wlostowski	<b>License:</b> Open Hardware License (OHL)
<b>Company:</b> CERN BE-CO-HT	

IC6F

EBI0\_DDR\_D0  
EBI0\_DDR\_D1  
EBI0\_DDR\_D2  
EBI0\_DDR\_D3  
EBI0\_DDR\_D4  
EBI0\_DDR\_D5  
EBI0\_DDR\_D6  
EBI0\_DDR\_D7  
EBI0\_DDR\_D8  
EBI0\_DDR\_D9  
EBI0\_DDR\_D10  
EBI0\_DDR\_D11  
EBI0\_DDR\_D12  
EBI0\_DDR\_D13  
EBI0\_DDR\_D14  
EBI0\_DDR\_D15

EBI0\_DDR\_A0  
EBI0\_DDR\_A1  
EBI0\_DDR\_A2  
EBI0\_DDR\_A3  
EBI0\_DDR\_A4  
EBI0\_DDR\_A5  
EBI0\_DDR\_A6  
EBI0\_DDR\_A7  
EBI0\_DDR\_A8  
EBI0\_DDR\_A9  
EBI0\_DDR\_A10  
EBI0\_DDR\_A11  
EBI0\_DDR\_A12  
EBI0\_DDR\_A13

EBI0\_DDR\_BA0  
EBI0\_DDR\_BA1

EBI0\_DDR\_CKE  
EBI0\_DDR\_CLK  
EBI0\_DDR\_NCLK

EBI0\_DDR\_CS

EBI0\_DDR\_RAS  
EBI0\_DDR\_CAS  
EBI0\_DDR\_WE

EBI0\_DDR\_DQM0  
EBI0\_DDR\_DQM1

EBI0\_DDR\_DQS0  
EBI0\_DDR\_DQS1

EBI0\_DDR\_VREF

AT91SAM9G45-CU



EBI0\_A9  
EBI0\_A8  
EBI0\_A4  
EBI0\_A3  
EBI0\_D15  
EBI0\_D14  
EBI0\_A7  
EBI0\_A1


EBI0\_D9  
EBI0\_D8  
EBI0\_D13  
EBI0\_D7  
EBI0\_D6  
EBI0\_D4  
EBI0\_D3  
EBI0\_D2

EBI0\_A2  
EBI0\_A0  
EBI0\_D12  
EBI0\_D11  
EBI0\_D10  
EBI0\_D5  
EBI0\_D0  
EBI0\_D1

EBI0\_RAS  
EBI0\_A10  
EBI0\_A11  
EBI0\_A5  
EBI0\_A6

EBI0\_A12  
EBI0\_CKE  
EBI0\_CS  
EBI0\_DQM1  
EBI0\_WE  
EBI0\_BA1  
EBI0\_DQS1  
EBI0\_DQM0

EBI0\_BA0  
EBI0\_DQS0  
EBI0\_CAS  
EBI0\_CLK\_N  
EBI0\_CLK\_P



IC50A

DDR\_A0 M8  
DDR\_A1 M3  
DDR\_A2 M7  
DDR\_A3 N2  
DDR\_A4 N8  
DDR\_A5 N3  
DDR\_A6 N7  
DDR\_A7 P2  
DDR\_A8 P8  
DDR\_A9 P3  
DDR\_A10 M2  
DDR\_A11 P7  
DDR\_A12 R2

DDR\_BA0 L2  
DDR\_BA1 L3

DDR\_CKE K2


DDR\_CLK\_P J8  
DDR\_CLK\_N K8

DDR\_RAS K7  
DDR\_CAS L7


DDR\_CS L8  
DDR\_WE K3







MT47H32M16HR-25E:G

+1V8




Title		
Size	Number	Revision
A4		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\CPU_DDR2.SchDoc	Drawn By:






VDDIOP0 = +2V5  
VDDIOP1 = +2V5  
VDDIOP2 = +3V3


White Rabbit Switch MCH - mainboard	
ARM9 CPU I/O ports, busses and power	
Project:	
Sheet:	Date: 2009/11/12
Version:	License: Open Hardware License (OHL)
Author:	Company:



Title		
Size	Number	Revision
A4		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\CPU JTAG Power PL	Libraries:




Title		
Size	Number	Revision
A4		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\External WatchDogs Sch Down By:	





FPGA\_GPIO[0..39]

FPGA\_GPIO[0..39]



IC33B

XC6VLX130T-1FF1156C


BANK 13

Title		
Size	Number	Revision
A4		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\FPGA_GPIOs.SchDoc	Drawn By:

Power Supply Decoupling Capacitors

According to Xilinx UG366 (v2.3), page 230, the suggested filtering for the MGTAVCC and MGTAVTT power supplies is:


- One 0.22uF, size 0402, ceramic capacitor per power supply pin
- One 4.7uF, size 0402, ceramic capacitor per two Quads
- One 330uF bulk capacitor for each power supply






Title		
Size	Number	Revision
A3		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\FPGA GTX\SchDoe	Drawn By:

IC33K


BANK 32



XC6VLX130T-1FF1156C












Title		
Size	Number	Revision
A4		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\FPGA Peripherals Control Doc	Doc



Required 330uF PCB Capacitors:  
LX130T = 2  
LX195T = 4  
LX240T = 4  
LX365T = 6

Title		
Size	Number	Revision
A3		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\FPGA POWER DGN\	SubDocBy:





IC33N			
<b>BANK 35</b>			
IO_L0P_35	G13	SCL TMP	
IO_L0N_35	D14	SDA TMP	
IO_L1P_35	D14		
IO_L1N_35	A13	SYST MON P0	
IO_L3P_SM1P_35	A14	SYST MON N0	
IO_L3N_SM1N_35	H10	SYST MON P1	
IO_L6P_SM3P_35	G10	SYST MON N1	
IO_L6N_SM3N_35	G12		
IO_L4P_35	D13		
IO_L4N_VREF_35	F14	SYST MON P2	
IO_L5P_SM2P_35	E14	SYST MON N2	
IO_L5N_SM2N_35	G11	SYST MON P3	
IO_L2P_SM0P_35	F11	SYST MON N3	
IO_L2N_SM0N_35	H12	SYST MON P4	
IO_L12P_SM5P_35	K12	SYST MON N4	
IO_L12N_SM5N_35	K14		
IO_L8P_SRCC_35	F14		
IO_L8N_SRCC_35	F13		
IO_L9P_MRCC_35	M13		
IO_L9N_MRCC_35	M12		
IO_L10P_MRCC_35	M11		
IO_L10N_MRCC_35	C12		
IO_L11P_SRCC_35	C13		
IO_L11N_SRCC_35	A11	SYST MON P5	
IO_L13P_SM6P_35	B11	SYST MON N5	
IO_L13N_SM6N_35	E13	SYST MON P6	
IO_L15P_SM7P_35	F13	SYST MON N6	
IO_L15N_SM7N_35	D11		
IO_L14P_35	H10		
IO_L14N_VREF_35	B12	SYST MON P7	
IO_L7P_SM4P_35	B13	SYST MON N7	
IO_L7N_SM4N_35	K11		
IO_L16P_VRN_35	K11		
IO_L16N_VRP_35	D12		
IO_L17P_35	C12		
IO_L17N_35	C13		
IO_L18P_GC_35	K12	FREE GC1 P	FREE GC1 P
IO_L18N_GC_35	D11	FREE GC1 N	FREE GC1 N
IO_L19P_GC_35	E11	FREE GC2 P	FREE GC2 P
IO_L19N_GC_35	E11	FREE GC2 N	FREE GC2 N


XC6VLX130T-1FF1156C

Title		
Size	Number	Revision
A3		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\FPGA System Monitor	Schema By:













Title		
Size	Number	Revision
A4		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\QDRII_power.SchDoc	Drawn By:





Title		
Size	Number	Revision
A3		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\SCB\CLKs\SchDoc	Drawn By:





125MHz Clock to FPGA GTXs (LVPECL)  
According to Table 2-10 of UG366 for GigE:  
Line Rate [Gb/s] = 1.25  
PLL Frequency [GHz] = 2.5  
REFCLK[MHz] = 125  
N1 = 5  
N2 = 4  
D = 4  
M = 1

125MHz Clock for the DMTD  
Phase Detector in FPGA (LVDS)


CDCM61002RHB

Title		
Size	Number	Revision
A3		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\SCB_PLLs\SchDoc	Drawn By:

IC33A

BANK 12

XC6VLX130T-1FF1156C



Title		
Size	Number	Revision
A4		
Date:	07/12/2011	Sheet of
File:	D:\White Rabbit\SMI Link 7-12.SchDoc	Drawn By:

