



















Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please use the CERN OHL v. 1.1 for applicable conditions.



Title		
Size	Number	Revision
A3		
Date:	03/05/2012	Sheet of
File:	D:\White Rabbit\Connector GTX SchDoc Drawn By:	



Level: 3.3 V LVCMOS

ARM 3V3 GPIO PB[0..5] ARM 3V3 GPIO PB[0..5]

Level: 2.5 V LVCMOS

ARM 2V5 GPIO PD[10..12] ARM 2V5 GPIO PD[10..12]

Level: 2.5 V LVCMOS





ARM 2V5 GPIO PE[0..15] ARM 2V5 GPIO PE[0..15]

Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Green Labels: Net name on SCB schematics
Red Labels: miniBackplane net name

RS232 MNG TXD	1	2	FPGA-GPIO0	FPGA GPIO35
RS232 MNG RXD	3	4	FPGA-GPIO1	FPGA GPIO34
USB 5VBus	5	6	FPGA-GPIO2	FPGA GPIO32
USB DDP N	7	8	FPGA-GPIO3	FPGA GPIO29
USB DDP P	9	10	FPGA-GPIO4	FPGA GPIO25
USB HDP N	11	12	FPGA-GPIO5	FPGA GPIO21
USB HDP P	13	14	FPGA-GPIO6	FPGA GPIO17
ARM 2V5 GPIO PE14	15	16	FPGA-GPIO7	FPGA GPIO13
ARM 2V5 GPIO PD11	17	18	FPGA-GPIO8	FPGA GPIO9
ARM 2V5 GPIO PE12	19	20	FPGA-GPIO9	FPGA GPIO5
ARM 2V5 GPIO PE10	21	22	FPGA-GPIO10	FPGA GPIO1
ARM 2V5 GPIO PE8	23	24	FPGA-GPIO11	FPGA GPIO33
FAN PSU TACH PD13	25	26	FPGA-GPIO12	FPGA GPIO28
FBOOT SEL	27	28	FPGA-GPIO13	FPGA GPIO30
EXT NRST	29	30	FPGA-GPIO14	FPGA GPIO31
ARM 2V5 GPIO PE6	31	32	FPGA-GPIO15	FPGA GPIO24
ARM 2V5 GPIO PE4	33	34	FPGA-GPIO16	FPGA GPIO26
ARM 2V5 GPIO PE2	35	36	FPGA-GPIO17	FPGA GPIO27
ARM 2V5 GPIO PE0	37	38	FPGA-GPIO18	FPGA GPIO20
ARM 2V5 GPIO PD10	39	40	FPGA-GPIO19	FPGA GPIO22
ARM 2V5 GPIO PE15	41	42	FPGA-GPIO20	FPGA GPIO23
ARM 2V5 GPIO PE13	43	44	FPGA-GPIO21	FPGA GPIO16
ARM 2V5 GPIO PE11	45	46	FPGA-GPIO22	FPGA GPIO18
ARM 3V3 GPIO PB3	47	48	FPGA-GPIO23	FPGA GPIO19
ARM 3V3 GPIO PB2	49	50	FPGA-GPIO24	FPGA GPIO12
ARM 3V3 GPIO PB5	51	52	FPGA-GPIO25	FPGA GPIO14
FAN BOX EN PB7	53	54	FPGA-GPIO26	FPGA GPIO15
FAN FPGA EN PB6	55	56	FPGA-GPIO27	FPGA GPIO8
ARM 3V3 GPIO PB1	57	58	FPGA-GPIO28	FPGA GPIO10
ARM 2V5 GPIO PE9	59	60	FPGA-GPIO29	FPGA GPIO11
ARM 2V5 GPIO PE7	61	62	FPGA-GPIO30	FPGA GPIO4
ARM 2V5 GPIO PE5	63	64	FPGA-GPIO31	FPGA GPIO6
ARM 2V5 GPIO PE3	65	66	FPGA-GPIO32	FPGA GPIO7
ARM 2V5 GPIO PE1	67	68	FPGA-GPIO33	FPGA GPIO0
ARM 2V5 GPIO PD12	69	70	FPGA-GPIO34	FPGA GPIO2
FAN BOX TACH PD15	71	72	FPGA-GPIO35	FPGA GPIO3
FAN FPGA TACH PD14	73	74	I2C IOs SDA0	
	75	76	I2C IOs SCL0	
	77	78	I2C IOs SDA1	
	79	80	I2C IOs SCL1	



Title		
Size	Number	Revision
A3		
Date:	03/05/2012	Sheet of
File:	D:\White Rabbit\Connectors GPIOs Sch	Drawn By:

Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

U Power Supply
Power SupplySchDoc

U Connectors GPIOs
Connectors GPIOsSchDoc

ARM 2V5 GPIO PE[0..15]
ARM 2V5 GPIO PD[10..12]
ARM 3V3 GPIO PB[0..5]
FPGA GPIO[0..35]

U I2C Multiplexers
I2C MultiplexersSchDoc

ARM 2V5 GPIO PD12

ARM 3V3 GPIO PB0

ARM 3V3 GPIO PB1

U Connector GTX
Connector GTXSchDoc

U TEST_USB
TEST_USB SchDoc

FPGA_RXD
FPGA_TXD

ARM_DBG_TX
ARM_DBG_RX

USB_SWITCH_CTRL

U WR_LINK
WR_LINK SchDoc

FPGA GPIO34
FPGA GPIO35
ARM 2V5 GPIO PD1

FPGA GPIO32
FPGA GPIO33
ARM 2V5 GPIO PD10

WR_LINK16 GTX

I2C_IOS_SCL1
I2C_IOS_SDA1
I2C_IOS_SDA0
I2C_IOS_SCL0

I2C_DL_SD[0..15]
I2C_DL_SCL[0..15]

WR_LINK0 GTX
WR_LINK1 GTX
WR_LINK2 GTX
WR_LINK3 GTX
WR_LINK4 GTX
WR_LINK5 GTX
WR_LINK6 GTX
WR_LINK7 GTX
WR_LINK8 GTX
WR_LINK9 GTX
WR_LINK10 GTX
WR_LINK11 GTX
WR_LINK12 GTX
WR_LINK13 GTX
WR_LINK14 GTX
WR_LINK15 GTX
WR_LINK16 GTX
WR_LINK17 GTX

I2C_A0
I2C_A1
I2C_A2
I2C_SCL
I2C_SDA

I2C_A0
I2C_A1
I2C_A2
I2C_SCL
I2C_SDA

I2C_IO_SCL1
I2C_IO_SDA1
I2C_IO_SDA0
I2C_IO_SCL0

WR_DL_SDA[0..15]
WR_DL_SCL[0..15]

WR_LINK0 GTX
WR_LINK1 GTX
WR_LINK2 GTX
WR_LINK3 GTX
WR_LINK4 GTX
WR_LINK5 GTX
WR_LINK6 GTX
WR_LINK7 GTX
WR_LINK8 GTX
WR_LINK9 GTX
WR_LINK10 GTX
WR_LINK11 GTX
WR_LINK12 GTX
WR_LINK13 GTX
WR_LINK14 GTX
WR_LINK15 GTX
WR_LINK16 GTX
WR_LINK17 GTX

I2C_A0
I2C_A1
I2C_A2
I2C_SCL
I2C_SDA

I2C_A0
I2C_A1
I2C_A2
I2C_SCL
I2C_SDA

FPGA GPIO0
FPGA GPIO1
ARM 2V5 GPIO PE0

WR_LINK1 GTX

FPGA GPIO2
FPGA GPIO3
ARM 2V5 GPIO PE1

WR_LINK0 GTX

WR_LINK5 GTX

FPGA GPIO10
FPGA GPIO11
ARM 2V5 GPIO PE5

WR_LINK4 GTX

FPGA GPIO16
FPGA GPIO17
ARM 2V5 GPIO PE8

WR_LINK9 GTX

FPGA GPIO18
FPGA GPIO19
ARM 2V5 GPIO PE9

WR_LINK8 GTX

FPGA GPIO24
FPGA GPIO25
ARM 2V5 GPIO PE12

WR_LINK13 GTX

FPGA GPIO26
FPGA GPIO27
ARM 2V5 GPIO PE13

WR_LINK12 GTX

U WR_LINK
WR_LINK SchDoc

FPGA GPIO0
FPGA GPIO1
ARM 2V5 GPIO PE0

WR_LINK1 GTX

FPGA GPIO2
FPGA GPIO3
ARM 2V5 GPIO PE1

WR_LINK0 GTX

WR_LINK5 GTX

FPGA GPIO8
FPGA GPIO9
ARM 2V5 GPIO PE4

WR_LINK5 GTX

FPGA GPIO10
FPGA GPIO11
ARM 2V5 GPIO PE5

WR_LINK4 GTX

FPGA GPIO16
FPGA GPIO17
ARM 2V5 GPIO PE8

WR_LINK9 GTX

FPGA GPIO18
FPGA GPIO19
ARM 2V5 GPIO PE9

WR_LINK8 GTX

FPGA GPIO24
FPGA GPIO25
ARM 2V5 GPIO PE12

WR_LINK13 GTX

FPGA GPIO26
FPGA GPIO27
ARM 2V5 GPIO PE13

WR_LINK12 GTX

I2C_A0
I2C_A1
I2C_A2
I2C_SCL
I2C_SDA

I2C_A0
I2C_A1
I2C_A2
I2C_SCL
I2C_SDA

I2C_A0
I2C_A1
I2C_A2
I2C_SCL
I2C_SDA

I2C_A0
I2C_A1
I2C_A2
I2C_SCL
I2C_SDA

I2C_A0
I2C_A1
I2C_A2
I2C_SCL
I2C_SDA

I2C_A0
I2C_A1
I2C_A2
I2C_SCL
I2C_SDA

I2C_A0
I2C_A1
I2C_A2
I2C_SCL
I2C_SDA

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_LINK0_LED_ACTIVITY
WR_LINK0_LOS_TX_FAULT
WR_LINK0_DETECT

WR_LINK1_LED_ACTIVITY
WR_LINK1_LOS_TX_FAULT
WR_LINK1_DETECT

WR_DL_SDA0
WR_DL_SCL0

WR_DL_SDA1
WR_DL_SCL1

WR_DL_SDA4
WR_DL_SCL4

WR_DL_SDA5
WR_DL_SCL5

WR_DL_SDA8
WR_DL_SCL8

WR_DL_SDA9
WR_DL_SCL9

WR_DL_SDA12
WR_DL_SCL12

WR_DL_SDA13
WR_DL_SCL13

WR_DL_SDA14
WR_DL_SCL14

WR_DL_SDA15
WR_DL_SCL15

WR_DL_SDA16
WR_DL_SCL16

WR_DL_SDA17
WR_DL_SCL17

WR_DL_SDA18
WR_DL_SCL18

WR_DL_SDA19
WR_DL_SCL19

WR_DL_SDA20
WR_DL_SCL20

WR_DL_SDA21
WR_DL_SCL21

WR_DL_SDA22
WR_DL_SCL22

WR_DL_SDA23
WR_DL_SCL23

WR_DL_SDA24
WR_DL_SCL24

WR_DL_SDA25
WR_DL_SCL25

WR_DL_SDA26
WR_DL_SCL26

WR_DL_SDA27
WR_DL_SCL27

WR_DL_SDA28
WR_DL_SCL28

WR_DL_SDA29
WR_DL_SCL29

WR_DL_SDA30
WR_DL_SCL30

WR_DL_SDA31
WR_DL_SCL31

WR_DL_SDA0
WR_DL_SCL0

WR_DL_SDA1
WR_DL_SCL1

WR_DL_SDA4
WR_DL_SCL4

WR_DL_SDA5
WR_DL_SCL5

WR_DL_SDA8
WR_DL_SCL8

WR_DL_SDA9
WR_DL_SCL9

WR_DL_SDA12
WR_DL_SCL12

WR_DL_SDA13
WR_DL_SCL13

WR_DL_SDA14
WR_DL_SCL14

WR_DL_SDA15
WR_DL_SCL15

WR_DL_SDA16
WR_DL_SCL16

WR_DL_SDA17
WR_DL_SCL17

WR_DL_SDA18
WR_DL_SCL18

WR_DL_SDA19
WR_DL_SCL19

WR_DL_SDA20
WR_DL_SCL20

WR_DL_SDA21
WR_DL_SCL21

WR_DL_SDA22
WR_DL_SCL22

WR_DL_SDA23
WR_DL_SCL23

WR_DL_SDA24
WR_DL_SCL24

WR_DL_SDA25
WR_DL_SCL25

WR_DL_SDA26
WR_DL_SCL26

WR_DL_SDA27
WR_DL_SCL27

WR_DL_SDA28
WR_DL_SCL28

WR_DL_SDA29
WR_DL_SCL29

WR_DL_SDA30
WR_DL_SCL30

WR_DL_SDA31
WR_DL_SCL31

WR_DL_SDA0
WR_DL_SCL0

WR_DL_SDA1
WR_DL_SCL1

WR_DL_SDA4
WR_DL_SCL4

WR_DL_SDA5
WR_DL_SCL5

WR_DL_SDA8
WR_DL_SCL8

WR_DL_SDA9
WR_DL_SCL9

WR_DL_SDA12
WR_DL_SCL12

WR_DL_SDA13
WR_DL_SCL13

WR_DL_SDA14
WR_DL_SCL14

WR_DL_SDA15
WR_DL_SCL15

WR_DL_SDA16
WR_DL_SCL16

WR_DL_SDA17
WR_DL_SCL17

WR_DL_SDA18
WR_DL_SCL18

WR_DL_SDA19
WR_DL_SCL19

WR_DL_SDA20
WR_DL_SCL20

WR_DL_SDA21
WR_DL_SCL21

WR_DL_SDA22
WR_DL_SCL22

WR_DL_SDA23
WR_DL_SCL23

WR_DL_SDA24
WR_DL_SCL24

WR_DL_SDA25
WR_DL_SCL25

WR_DL_SDA26
WR_DL_SCL26

WR_DL_SDA27
WR_DL_SCL27

WR_DL_SDA28
WR_DL_SCL28

WR_DL_SDA29
WR_DL_SCL29

WR_DL_SDA30
WR_DL_SCL30

WR_DL_SDA31
WR_DL_SCL31

WR_DL_SDA0
WR_DL_SCL0

WR_DL_SDA1
WR_DL_SCL1

WR_DL_SDA4
WR_DL_SCL4

WR_DL_SDA5
WR_DL_SCL5

WR_DL_SDA8
WR_DL_SCL8

WR_DL_SDA9
WR_DL_SCL9

WR_DL_SDA12
WR_DL_SCL12

WR_DL_SDA13
WR_DL_SCL13

WR_DL_SDA14
WR_DL_SCL14

WR_DL_SDA15
WR_DL_SCL15

WR_DL_SDA16
WR_DL_SCL16

WR_DL_SDA17
WR_DL_SCL17

WR_DL_SDA18
WR_DL_SCL18

WR_DL_SDA19
WR_DL_SCL19

WR_DL_SDA20
WR_DL_SCL20

WR_DL_SDA21
WR_DL_SCL21

WR_DL_SDA22
WR_DL_SCL22

WR_DL_SDA23
WR_DL_SCL23

WR_DL_SDA24
WR_DL_SCL24

WR_DL_SDA25
WR_DL_SCL25

WR_DL_SDA26
WR_DL_SCL26

WR_DL_SDA27
WR_DL_SCL27

WR_DL_SDA28
WR_DL_SCL28

WR_DL_SDA29
WR_DL_SCL29

WR_DL_SDA30
WR_DL_SCL30

WR_DL_SDA31
WR_DL_SCL31

WR_DL_SDA0
WR_DL_SCL0

WR_DL_SDA1
WR_DL_SCL1

WR_DL_SDA4
WR_DL_SCL4

WR_DL_SDA5
WR_DL_SCL5

WR_DL_SDA8
WR_DL_SCL8

WR_DL_SDA9
WR_DL_SCL9

WR_DL_SDA12
WR_DL_SCL12

WR_DL_SDA13
WR_DL_SCL13

WR_DL_SDA14
WR_DL_SCL14

WR_DL_SDA15
WR_DL_SCL15

WR_DL_SDA16
WR_DL_SCL16

WR_DL_SDA17
WR_DL_SCL17

WR_DL_SDA18
WR_DL_SCL18

WR_DL_SDA19
WR_DL_SCL19

WR_DL_SDA20
WR_DL_SCL20

WR_DL_SDA21
WR_DL_SCL21

WR_DL_SDA22
WR_DL_SCL22

WR_DL_SDA23
WR_DL_SCL23

WR_DL_SDA24
WR_DL_SCL24

WR_DL_SDA25
WR_DL_SCL25

WR_DL_SDA26
WR_DL_SCL26

WR_DL_SDA27
WR_DL_SCL27

WR_DL_SDA28
WR_DL_SCL28

WR_DL_SDA29
WR_DL_SCL29

WR_DL_SDA30
WR_DL_SCL30

WR_DL_SDA31
WR_DL_SCL31

WR_DL_SDA0
WR_DL_SCL0

WR_DL_SDA1
WR_DL_SCL1

WR_DL_SDA4
WR_DL_SCL4

WR_DL_SDA5
WR_DL_SCL5

WR_DL_SDA8
WR_DL_SCL8

WR_DL_SDA9
WR_DL_SCL9

WR_DL_SDA12
WR_DL_SCL12

WR_DL_SDA13
WR_DL_SCL13

WR_DL_SDA14
WR_DL_SCL14

WR_DL_SDA15
WR_DL_SCL15

WR_DL_SDA16
WR_DL_SCL16

WR_DL_SDA17
WR_DL_SCL17

WR_DL_SDA18
WR_DL_SCL18

WR_DL_SDA19
WR_DL_SCL19

WR_DL_SDA20
WR_DL_SCL20

WR_DL_SDA21
WR_DL_SCL21

WR_DL_SDA22
WR_DL_SCL22

WR_DL_SDA23
WR_DL_SCL23

WR_DL_SDA24
WR_DL_SCL24

WR_DL_SDA25
WR_DL_SCL25

WR_DL_SDA26
WR_DL_SCL26

WR_DL_SDA27
WR_DL_SCL27

WR_DL_SDA28
WR_DL_SCL28

WR_DL_SDA29
WR_DL_SCL29

WR_DL_SDA30
WR_DL_SCL30

WR_DL_SDA31
WR_DL_SCL31

WR_DL_SDA0
WR_DL_SCL0

WR_DL_SDA1
WR_DL_SCL1

WR_DL_SDA4
WR_DL_SCL4


WR_DL_SDA5
WR_DL_SCL5

WR_DL_SDA8
WR_DL_SCL8

WR_DL_SDA9
WR_DL_SCL9


Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.




Title		
Size	Number	Revision
A4		
Date:	03/05/2012	Sheet of
File:	D:\White Rabbit\Power Supply.SchDoc	Drawn By:

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Title		
Size	Number	Revision
A3		
Date:	03/05/2012	Sheet of
File:	D:\White Rabbit\WR_LINK_SchDoc	Drawn By: