Commit d1d1cc49 authored by Grzegorz Daniluk's avatar Grzegorz Daniluk

platform/xilinx: select appropriate platform based on the FPGA family, not synthesis tool

parent f7aafcbd
Pipeline #484 passed with stages
in 59 minutes and 1 second