Skip to content
GitLab
Explore
Sign in
Projects
Wishbone slave generator
Repository
wishbone-gen
wbgen_regbank.lua
Find file
Blame
History
Permalink
wbgen_regbank.lua: avoid clock line assignments causing simulation errors
· 51d29598
Tomasz Wlostowski
authored
Jul 17, 2012
51d29598