Skip to content

S
Simple PCIe FMC carrier SPEC
Commit 874cb661 authored by Federico Vaga's avatar Federico Vaga
Browse files
Options

ci: use documentation job from common project 

Signed-off-by: Federico Vaga's avatarFederico Vaga <federico.vaga@cern.ch>
parent aee0dc19
Hide whitespace changes
Inline Side-by-side
Showing with 4 additions and 12 deletions
.gitlab-ci.yml
View file @ 874cb661
......@@ -8,6 +8,10 @@ include:
file:
- 'edl-gitlab-ci.yml'
variables:
EDL_CI_DOC_SRC_PATH: 'doc'
EDL_CI_DOC_DST_PATH: '$EDL_CI_EOS_OUTPUT_DIR/doc'
cppcheck:
stage: analyse
image:
......@@ -15,18 +19,6 @@ cppcheck:
script:
- make -C software cppcheck
documentation:
stage: build
image:
name: gitlab-registry.cern.ch/coht/common-containers/documentation:latest
script:
- make -C doc html
- mkdir -p $EDL_CI_EOS_OUTPUT_DIR
- cp -a doc/_build/html/* $EDL_CI_EOS_OUTPUT_DIR
artifacts:
paths:
- $EDL_CI_EOS_OUTPUT_DIR
.script_fetch_kernel_dep: &script_fetch_kernel_dep
- git clone --depth 1 https://gitlab.cern.ch/fvaga/fpga-manager.git ~/git/fpga-mgr
- export FPGA_MGR=~/git/fpga-mgr
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment