Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
e4a947fd
Commit
e4a947fd
authored
Nov 01, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
isim.py: minor rewrite.
parent
3024a3e4
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
6 additions
and
7 deletions
+6
-7
isim.py
hdlmake/tools/isim.py
+6
-7
No files found.
hdlmake/tools/isim.py
View file @
e4a947fd
...
...
@@ -82,13 +82,12 @@ class ToolISim(MakefileSim):
xilinx_dir
,
hdl_language
,
"hdp"
,
os_prefix
+
arch_suffix
)
# Ensure the path is absolute and normalized
return
os
.
path
.
abspath
(
xilinx_ini_path
)
self
.
writeln
(
"""## variables #############################
TOP_MODULE := """
+
self
.
manifest_dict
.
get
(
"sim_top"
,
''
)
+
"""
FUSE_OUTPUT ?= isim_proj
XILINX_INI_PATH := """
+
__get_xilinxsim_ini_dir
()
+
"""
"""
)
self
.
writeln
(
"## variables #############################"
)
self
.
writeln
(
"TOP_MODULE := {}"
.
format
(
self
.
manifest_dict
.
get
(
"sim_top"
,
''
)))
self
.
writeln
(
"FUSE_OUTPUT ?= isim_proj"
)
self
.
writeln
()
self
.
writeln
(
"XILINX_INI_PATH := {}"
.
format
(
__get_xilinxsim_ini_dir
()))
self
.
writeln
()
def
_makefile_sim_options
(
self
):
"""Print the Xilinx ISim simulation options in the Makefile"""
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment