Skip to content
GitLab
Explore
Sign in
Projects
Hdlmake
Repository
hdl-make
tests
counter
syn
igloo2_libero
verilog
Manifest.py
Find file
Blame
History
Permalink
Added test/example stuff for Verilog synthesis of IGLOO2 devices.
· 368df9d9
Severin Haas
authored
Dec 06, 2019
368df9d9