pcie_wb: added pmc/pci support

3085a159 · A. Hahn · 99640fa5 · 3085a159 · 3085a159
Commit 3085a159 authored Jun 08, 2018 by A. Hahn
Expand all Hide whitespace changes
Inline Side-by-side

Showing with 230 additions and 108 deletions

pcie_wb.c pcie-wb/pcie_wb.c +199 -88

pcie_wb.h pcie-wb/pcie_wb.h +31 -20

No files found.
--- a/pcie-wb/pcie_wb.c
+++ b/pcie-wb/pcie_wb.c
--- a/pcie-wb/pcie_wb.h
+++ b/pcie-wb/pcie_wb.h
@@ -6,28 +6,39 @@
 #define PCIE_WB "pcie_wb"
 #define PCIE_WB_VERSION	"0.1"
-#define PCIE_WB_VENDOR_ID	0x10dc
+#define PCIE_WB_VENDOR_ID 0x10dc
-#define	PCIE_WB_DEVICE_ID	0x019a
+#define	PCIE_WB_DEVICE_ID 0x019a /* PCIe FTRNs (PEXARIA, EXPLODER, AMC, SCU, ...) */
+#define	PMC_WB_DEVICE_ID  0xc570 /* PCI FTRN (PMC) */
-#define CONTROL_REGISTER_HIGH	0
-#define CONTROL_REGISTER_LOW	4
+#define CONTROL_REGISTER_HIGH 0
-#define ERROR_FLAG_HIGH		8
+#define CONTROL_REGISTER_LOW  4
-#define ERROR_FLAG_LOW		12
+#define ERROR_FLAG_HIGH       8
-#define WINDOW_OFFSET_HIGH	16
+#define ERROR_FLAG_LOW        12
-#define WINDOW_OFFSET_LOW	20
+#define WINDOW_OFFSET_HIGH    16
-#define SDWB_ADDRESS_HIGH	24
+#define WINDOW_OFFSET_LOW     20
-#define SDWB_ADDRESS_LOW	28
+#define SDWB_ADDRESS_HIGH     24
+#define SDWB_ADDRESS_LOW      28
-#define MASTER_CTL_HIGH		64
+#define PMC_IRQ_CONTROL       32
-#define MASTER_CTL_LOW		68
-#define MASTER_ADR_HIGH		72
+#define MASTER_CTL_HIGH 64
-#define MASTER_ADR_LOW		76
+#define MASTER_CTL_LOW  68
-#define MASTER_DAT_HIGH		80
+#define MASTER_ADR_HIGH 72
-#define MASTER_DAT_LOW		84
+#define MASTER_ADR_LOW  76
+#define MASTER_DAT_HIGH 80
+#define MASTER_DAT_LOW  84
 #define WINDOW_HIGH	0xFFFF0000UL
 #define WINDOW_LOW	0x0000FFFCUL
+/* PCI core control and status registers in BAR0 */
+#define PCI_STATUS_REG 0x04
+#define PCI_CONF_IRQ   0x3C
+#define WB_CONF_IRQ_STATUS_MASK 0x00000001
+#define WB_CONF_INT_ACK_REG     0x1E8 /* PCI core WB interrupt Acknowledge register */
+#define WB_CONF_ICR_REG         0x1EC /* PCI core WB interrupt Control register */
+#define WB_CONF_ISR_REG         0x1F0 /* PCI core WB interrupt Status  register */
 /* One per BAR */
 struct pcie_wb_resource {
 	unsigned long start;			/* start addr of BAR */
@@ -39,9 +50,9 @@ struct pcie_wb_resource {
 /* One per physical card */
 struct pcie_wb_dev {
 	struct pci_dev* pci_dev;
-	struct pcie_wb_resource pci_res[2];
+	struct pcie_wb_resource pci_res[3];
 	int    msi;
 	struct wishbone wb;
 	unsigned int window_offset;
 	unsigned int low_addr, width, shift;