Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#287
Ethernet_PHY_RJ45: missing 10uF cap on VDDIO
according to LAN8831 design checklist, we're missing 10uF decoupling cap on VDDIO
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information