Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#188
[L12] X:109mm Y:50mm MGT_CLKREF.CLK_P/N have sharp corners
but in Top Layer they are connected with smooth corners to IC2
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information