Skip to content
GitLab
Explore
Sign in
Projects
DIOT Kintex Ultrascale-based Peripheral Board FMC Carrier
Issues
#69
FPGA_Bank_44_64_65: BP_IO.LVDS_P/N_12 isn't connected to FPGA diff pair
P12 is at IO_L6N
N12 is at IO_L5P