Skip to content
GitLab
Explore
Sign in
Projects
DIOT Kintex Ultrascale-based Peripheral Board FMC Carrier
Issues
#63
FPGA_BANK_66_67_68_DDR: random indentation of net labels?
Bank 66 looks most logical, but banks 67 and 68 are a bit random :)