Skip to content
GitLab
Explore
Sign in
Projects
DIOT Peripheral Board Loop-back
Issues
#1
change loopback for clocks
Currently the loopbacks return the clock in the line LVDS_X_0 Slave side, that means coming to the SB to LVDS_X_1. The pin LVDS_X_1 are not clock capable inputs for the FPGA