Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
A
AsyncArt
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
AsyncArt
Commits
3343ba51
Commit
3343ba51
authored
Aug 27, 2019
by
Javier D. Garcia-Lasheras
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add README.md
parent
262bacdd
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
21 additions
and
0 deletions
+21
-0
README.md
README.md
+21
-0
No files found.
README.md
0 → 100644
View file @
3343ba51
# The AsyncArt Project
The
**AsyncArt Project**
is comprised by a set of Open-Source HDL libraries and examples
targeted to the efficient implementation of Globally Asynchronous, Locally Synchronous (GALS)
design architectures over Commercial-Off-The-Shelf FPGA devices.
For more information about the
**AsynArt**
project, visit:
-
[
The AsyncArt Project at OHR
](
https://www.ohwr.org/project/asyncart/wikis/home
)
# Demo Example
The demo is targeted to the following FPGA board:
-
[
Lattice iCEstick Evaluation Kit
](
https://www.latticesemi.com/icestick
)
The toochain requirements are:
-
[
Project IceStorm
](
http://www.clifford.at/icestorm/
)
-
[
Yosys
](
http://www.clifford.at/yosys/
)
-
[
Nextpnr
](
https://github.com/YosysHQ/nextpnr
)
For more information about how to build and use the demo, visit:
-
[
Micropipeline Demo
](
https://www.ohwr.org/project/asyncart/wikis/micropipeline-demo
)
\ No newline at end of file
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment