Simple VME FMC Carrier SVEC
The FMC VME Carrier is an FMC carrier in VME64x format that can hold two FMC cards and an SFP connector. The FMC mezzanine slots use low-pin count (LPC) connectors. This board is optimised for cost and will be usable with most of the FMC cards designed within the OHR project (e.g. ADC cards, Fine Delay).
Other FMC projects and the FMC standard are described in FMC Projects.
SVEC V1 production board - block
diagram
Links
Contact
Licences
- Creative Commons Attribution Share Alike 4.0 International
- CERN Open Hardware Licence Version 2 - Weakly Reciprocal
- GNU Lesser General Public License v2.1 only
- GNU Lesser General Public License v2.1 or later
Tags
FMC FMC Carrier VME White Rabbit WR Node TRL9 CommercialCompatible Projects
FPGA Device ID
Rules for low-level software to check an FPGA for sanity, to ease debugging and to provide support for low-level software auto-configuration for byte-order and optional components
3.3V adapter for SVEC
A small PCB that generates 3.3 Volt so that a SVEC can work in older type of VME crates
FMC ADC 100M 14b 4cha - Hardware
This project contains the information about the hardware for the fmc-adc-100m14b4cha project
FMC DEL 1ns 4cha
The FMC DEL 1ns 4cha delay module will take in a TTL trigger signal and will send it out to four different outputs
FMC DIO 5ch TTL a
The fmc-dio-5chttla 5-channel digital I/O module is a simple board for digital I/O on LEMO connectors
FMC TDC 1ns 5cha - Hardware
The Time to Digital Converter board, FMC TDC 1ns 5cha (EDA-02290) is an FMC mezzanine board with five input channels
FMC-PROFINET
FMC-PROFINET is a PROFINET IO device (“slave”) card based on the Siemens ERTEC200-P chip in the FMC-LPC form-factor
LHC Instability Trigger Distribution LIST
LIST is a general purpose trigger distribution system based on White Rabbit.* The latency between reception and transmission of a trigger is done with a low and notably fixed latency, with an accuracy of better than 1 ns
Mock Turtle
Mock Turtle is a framework to develop embedded systems using FPGAs
PROFIP - PROFINET-IRT - WorldFIP gateway
ProFIP is a part of DI/OT project
VME64x core
The VME64x core implements a VME64 slave on one side and a WishBone master on the other without FIFOs in-between
White Rabbit Switch - Hardware
White Rabbit Switch is an open hardware design of an 18-ports Ethernet switch licensed under CERN OHL 1.2
White Rabbit Switch - Hardware V4
This project describes the development of the hardware of the White Rabbit Switch version 4 (WRS-v4)
WRS Fan-less hardware
The White Rabbit Switch is the central element of a White Rabbit network and was designed as a part of the White Rabbit project
WRS with low jitter logic integrated
The White Rabbit Switch Low Jitter (WRS-3-LJ/18) is a new version of the White Rabbit Switch which counts with a series of improvements that enable its use in more demanding time and frequency distribution applications
WRS-318 with LJD prepared hardware
An 18-port White Rabbit switch V3.4 that is prepared for the Low-Jitter Daughterboard
Latest News
Release 3.0 of gateware available.
We are glad to announce the 3.0 release of the SVEC bootloader bitstream, which adds support for user application data storage in the onboard flash memory. The bitstream, documentation, instructions and change log are available on the Release 3.0 Wiki page.
Release 2.0 of gateware available.
We are glad to announce the 2.0 release of the official SVEC gateware, including the Golden and Bootloader bitstreams. The bitstreams, documentation, instructions and change log are available on the Release 2.0 Wiki page.
Schematics review held
Three months after CERN placed the order for the design, we received the schematics for the Simple VME FMC Carrier (SVEC). One week later the first design review came up with suggestions to make the design even simpler and more compatible to the SPEC design that it should follow as closely as possible. The compatibility will make that firmware developed for the SPEC will be easy to port to the SVEC.