FPGA and ARM SoC FMC Carrier FASEC
This card is a carrier for two low pin count FPGA Mezzanine Cards (VITA
57) with additional 200 kSPS bipolar analog inputs, Ethernet
connectivity and fail-safe functionality.
The card has been developed within CERN’s TE-ABT
group
for the Fast Interlocks Detection System (FIDS) project.
The main controller is a System-on-a-Chip from Xilinx, the Zynq XCZ030 that consists of two silicon ARM cores and FPGA fabric. The idea is to implement fast interlocking logic (<100ns reaction time, 1 ns resolution measurements) in the FPGA while the processor, running Embedded GNU/Linux, runs user applications to control deterministically the equipment and communicate with other devices and CERN’s Controls MiddleWare (CMW). Additionally there is DDR3L memory, clocking resources and support for the White Rabbit timing and control network. Stand-alone board for use in a 19" rack 1U crate (aka pizza-box).
Recent RFoWR fork of this project at https://gitlab.com/ohwr/project/city/wikis/home
Contact
Licences
Tags
ARM White Rabbit WR Node FMC FMC Carrier 19 inch SoC TRL9Compatible Projects
White Rabbit Switch - Hardware
White Rabbit Switch is an open hardware design of an 18-ports Ethernet switch licensed under CERN OHL 1.2
White Rabbit Switch - Hardware V4
This project describes the development of the hardware of the White Rabbit Switch version 4 (WRS-v4)
WRS Fan-less hardware
The White Rabbit Switch is the central element of a White Rabbit network and was designed as a part of the White Rabbit project
WRS with low jitter logic integrated
The White Rabbit Switch Low Jitter (WRS-3-LJ/18) is a new version of the White Rabbit Switch which counts with a series of improvements that enable its use in more demanding time and frequency distribution applications
WRS-318 with LJD prepared hardware
An 18-port White Rabbit switch V3.4 that is prepared for the Low-Jitter Daughterboard