This is a work-in-progress effort to implement a WRTD HDL generator that can take as input a
YAML-based description of a WRTD node (made of supported hardware, such as the SPEC, SVEC, FMC-ADC,
etc) and generate the top-level VHDL and necessary infrastructure to synthesize it.

**This tool is not yet done!**
