Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Software for White Rabbit PTP Core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
31
Issues
31
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Software for White Rabbit PTP Core
Commits
b6ec82e8
Commit
b6ec82e8
authored
Apr 09, 2011
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
added programmable deglitcher threshold to softpll
parent
a91309a3
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
11 additions
and
11 deletions
+11
-11
softpll_regs.h
include/hw/softpll_regs.h
+11
-11
No files found.
include/hw/softpll_regs.h
View file @
b6ec82e8
...
...
@@ -3,7 +3,7 @@
* File : softpll_regs.h
* Author : auto-generated by wbgen2 from wr_softpll.wb
* Created :
Fri Apr 8 20:0
9:44 2011
* Created :
Sat Apr 9 13:2
9:44 2011
* Standard : ANSI C
THIS FILE WAS GENERATED BY wbgen2 FROM SOURCE FILE wr_softpll.wb
...
...
@@ -45,9 +45,7 @@
#define SPLL_CSR_TAG_RDY_W(value) WBGEN2_GEN_WRITE(value, 4, 4)
#define SPLL_CSR_TAG_RDY_R(reg) WBGEN2_GEN_READ(reg, 4, 4)
/* definitions for register: HPLL Tag */
/* definitions for register: HPLL Period */
/* definitions for register: HPLL Frequency Error */
/* definitions for register: DMPLL Tag ref */
...
...
@@ -57,6 +55,8 @@
/* definitions for register: DMPLL DAC Output */
/* definitions for register: Deglitcher threshold */
/* definitions for register: Interrupt disable register */
/* definitions for field: Got a tag in reg: Interrupt disable register */
...
...
@@ -80,18 +80,18 @@
PACKED
struct
SPLL_WB
{
/* [0x0]: REG SPLL Control/Status Register */
uint32_t
CSR
;
/* [0x4]: REG HPLL Tag */
uint32_t
TAG_HPLL
;
/* [0x8]: REG HPLL Period */
/* [0x4]: REG HPLL Frequency Error */
uint32_t
PER_HPLL
;
/* [0x
c
]: REG DMPLL Tag ref */
/* [0x
8
]: REG DMPLL Tag ref */
uint32_t
TAG_REF
;
/* [0x
10
]: REG DMPLL Tag fb */
/* [0x
c
]: REG DMPLL Tag fb */
uint32_t
TAG_FB
;
/* [0x1
4
]: REG HPLL DAC Output */
/* [0x1
0
]: REG HPLL DAC Output */
uint32_t
DAC_HPLL
;
/* [0x1
8
]: REG DMPLL DAC Output */
/* [0x1
4
]: REG DMPLL DAC Output */
uint32_t
DAC_DMPLL
;
/* [0x18]: REG Deglitcher threshold */
uint32_t
DEGLITCH_THR
;
/* padding to: 8 words */
uint32_t
__padding_0
[
1
];
/* [0x20]: REG Interrupt disable register */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment