Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Software for White Rabbit PTP Core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
32
Issues
32
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Software for White Rabbit PTP Core
Commits
b088f445
Commit
b088f445
authored
Dec 21, 2016
by
Mattia Rizzi
Committed by
Grzegorz Daniluk
Aug 15, 2019
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Functions and configuration to dialogue with the external AD9516
parent
780ed522
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
191 additions
and
70 deletions
+191
-70
ad9516.c
dev/ad9516.c
+113
-67
ad9516_config.h
dev/ad9516_config.h
+78
-3
No files found.
dev/ad9516.c
View file @
b088f445
This diff is collapsed.
Click to expand it.
dev/ad9516_config.h
View file @
b088f445
...
...
@@ -78,7 +78,7 @@ const struct ad9516_reg ad9516_base_config_34[] = {
{
0x0003
,
0xC3
},
{
0x0004
,
0x00
},
{
0x0010
,
0x7C
},
{
0x0011
,
0x0
5
},
{
0x0011
,
0x0
4
},
{
0x0012
,
0x00
},
{
0x0013
,
0x0C
},
{
0x0014
,
0x12
},
...
...
@@ -143,10 +143,85 @@ const struct ad9516_reg ad9516_base_config_34[] = {
{
0x0231
,
0x00
},
};
/* Configuration for the SCB version greater than or equal 3.4: Base + 6, 7, 8, 9 outputs*/
const
struct
ad9516_reg
ad9516_ext_base_config
[]
=
{
{
0x0000
,
0x99
},
{
0x0001
,
0x00
},
{
0x0002
,
0x10
},
{
0x0003
,
0xC3
},
{
0x0004
,
0x00
},
{
0x0010
,
0x4C
},
{
0x0011
,
0x00
},
{
0x0012
,
0x00
},
{
0x0013
,
0x06
},
{
0x0014
,
0x12
},
{
0x0015
,
0x00
},
{
0x0016
,
0x04
},
{
0x0017
,
0x00
},
{
0x0018
,
0x07
},
{
0x0019
,
0x00
},
{
0x001A
,
0x00
},
{
0x001B
,
0x00
},
{
0x001C
,
0x01
},
{
0x001D
,
0x00
},
{
0x001E
,
0x00
},
{
0x001F
,
0x0E
},
{
0x00A0
,
0x01
},
{
0x00A1
,
0x00
},
{
0x00A2
,
0x00
},
{
0x00A3
,
0x01
},
{
0x00A4
,
0x00
},
{
0x00A5
,
0x00
},
{
0x00A6
,
0x01
},
{
0x00A7
,
0x00
},
{
0x00A8
,
0x00
},
{
0x00A9
,
0x01
},
{
0x00AA
,
0x00
},
{
0x00AB
,
0x00
},
{
0x00F0
,
0x0A
},
{
0x00F1
,
0x0A
},
{
0x00F2
,
0x0A
},
{
0x00F3
,
0x0A
},
{
0x00F4
,
0x08
},
{
0x00F5
,
0x08
},
// The following registers configure the PLL outputs from 6 to 9.
{
0x0140
,
0x42
},
{
0x0141
,
0x42
},
{
0x0142
,
0x08
},
{
0x0143
,
0x4E
},
{
0x0190
,
0x55
},
{
0x0191
,
0x00
},
{
0x0192
,
0x00
},
{
0x0193
,
0x11
},
{
0x0194
,
0x00
},
{
0x0195
,
0x00
},
{
0x0196
,
0x10
},
{
0x0197
,
0x00
},
{
0x0198
,
0x00
},
{
0x0199
,
0x33
},
{
0x019A
,
0x00
},
{
0x019B
,
0x11
},
{
0x019C
,
0x20
},
{
0x019D
,
0x00
},
{
0x019E
,
0x33
},
{
0x019F
,
0x00
},
{
0x01A0
,
0x11
},
{
0x01A1
,
0x20
},
{
0x01A2
,
0x00
},
{
0x01A3
,
0x00
},
//
{
0x01E0
,
0x01
},
{
0x01E1
,
0x02
},
{
0x0230
,
0x00
},
{
0x0231
,
0x00
},
};
/* Config for 25 MHz VCTCXO reference (RDiv = 5, use REF1) */
const
struct
ad9516_reg
ad9516_ref_tcxo
[]
=
{
{
0x0011
,
0x0
5
},
{
0x0012
,
0x00
},
/* RDiv =
5
*/
{
0x0011
,
0x0
4
},
{
0x0012
,
0x00
},
/* RDiv =
4
*/
{
0x001C
,
0x06
}
/* Use REF1 */
};
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment