Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Software for White Rabbit PTP Core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
32
Issues
32
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Software for White Rabbit PTP Core
Commits
740be374
Commit
740be374
authored
Oct 03, 2014
by
Benoit Rat
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
wrs: disable 10MHz output (CLK1) until PLL is resync with WR.
parent
20cfb1c0
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
0 deletions
+1
-0
ad9516.c
dev/ad9516.c
+1
-0
No files found.
dev/ad9516.c
View file @
740be374
...
...
@@ -260,6 +260,7 @@ int ad9516_init(int scb_version)
* Output 8 => 10 MHz
* Output 9 => 10 MHz
*/
ad9516_write_reg
(
0x143
,
0x1
);
//Temporary Powerdown 10MHz output
}
else
{
//Old one
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment