WRAP - White RAbbit Pluggable
WRAP, White RAbbit Pluggable, is a plug-in board providing easy-to-use
WR functionality.
Among others it provides direct 10MHz and PPS (pulse per second)
outputs.
Specification
FPGA & non-volatile memory
-
Xilinx Artix-7 XC7A35T (6k slices)
-
Footprint compatible to larger FPGAs
-
128 Mbit Serial Flash (Micron N25Q128, supported by Xilinx)
-
JTAG connector (optional, on board)
Gigabit Ethernet data interfaces
-
SFP connector to WR network (mounted on board)
-
GMII and MDIO (Ethernet management) interface to user logic (through a board-to-board connector)
h4. Input synchronization interface (Grandmaster mode) -
10 MHz and 1 PPS SMA connector (mounted on board)
-
Time of the day: NMEA or IRIG timecode (TBD)
Output synchronization interface
-
10 MHz and 1 PPS (through a board-to-board connector) with sub-ns accuracy and sub-10ps precision
-
62.5MHz/125MHz WR clock (through a board-to-board connector)
-
DDMTD common clock (through a board-to-board connector)
-
Custom frequency (limited by mounted PLL dividers) (through a board-to-board connector)
-
Time of the day: NMEA or IRIG timecode (TBD)
Time-related services
-
4/8 input lines with a configurable TDC (2ns or 4ns timestamping resolution, TBD)
-
4/8 output lines triggered by time-event (resolution to be determined)
-
High speed SPI interface for configuration and timestamp retrieval
-
Timestamp of each sent/received Ethernet frame (TBD feasibility)
h4. Management -
SPI interface (through a board-to-board connector)
Additional features
- Over-the-network firmware update
Documents
Contacts
Status
Date | Event |
21-06-2016 | Start of project |
21-06-2016 | Added description |
Mattia Rizzi - 21 June 2016