Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
wr2rf-vme
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
wr2rf-vme
Commits
da1a8bcd
Commit
da1a8bcd
authored
Sep 15, 2021
by
John Robert Gill
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Revert dds sync validation delay - ad9910 suggests it should be 4 for 1 GHz sysclk.
parent
c37894c9
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
2 deletions
+2
-2
ad9910_init.c
software/libwr2rf/ad9910_init.c
+2
-2
No files found.
software/libwr2rf/ad9910_init.c
View file @
da1a8bcd
...
...
@@ -179,9 +179,9 @@ libwr2rf_dds_sync_calibrate (struct libwr2rf_dev *dev, int verbose)
if
(
sync_err
[
10
][
2
]
==
0
)
{
// try to use preset
libwr2rf_dds_configure_sync
(
dev
,
1
,
10
,
2
);
libwr2rf_dds_configure_sync
(
dev
,
1
,
10
,
4
);
if
(
verbose
)
printf
(
"Using preset DDS Sync calibration delays (10,
2
)
\n
"
);
printf
(
"Using preset DDS Sync calibration delays (10,
4
)
\n
"
);
}
else
{
// Find the best receiver delay
// Two windows are normally found. We want all our ad9910s to use the same window
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment