Commit c6f246dc authored by Grzegorz Daniluk's avatar Grzegorz Daniluk

update rt_cpu.elf - includes less verbose SPLL to speed up LPDC

Compiled from wrpc-sw commit:
3e4f8d1 rt_cpu: disable PLL verbose mode by default (output on UART is blocking and greatly slows down LDPC port calibration in the WR Switch)
parent 9c68bdfb
No preview for this file type
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment