diff --git a/circuit_board/MCH_MAIN/MB_main.SchDoc b/circuit_board/MCH_MAIN/MB_main.SchDoc index 012ae138b0e6189934f613b457f68fcef1e4318f..cb394e9a7c74646e3bdeab9be0ec831d09416fa8 100644 Binary files a/circuit_board/MCH_MAIN/MB_main.SchDoc and b/circuit_board/MCH_MAIN/MB_main.SchDoc differ diff --git a/circuit_board/MCH_MAIN/MCH_MAIN.PCBDOC b/circuit_board/MCH_MAIN/MCH_MAIN.PCBDOC index 1f4ff96c91c79632b9c785ba0eb258f44348a927..11797ecd8bd8d3a0afc12df07f1d9facdfc3f23b 100644 Binary files a/circuit_board/MCH_MAIN/MCH_MAIN.PCBDOC and b/circuit_board/MCH_MAIN/MCH_MAIN.PCBDOC differ diff --git a/circuit_board/MCH_MAIN/MCH_MAIN.PrjPcbStructure b/circuit_board/MCH_MAIN/MCH_MAIN.PrjPcbStructure index 2dfe5bb95ec01cae5054a300acd381f5c1770029..f1a7e1c15b88499034218c2b544cae9b6ecd7d5e 100644 --- a/circuit_board/MCH_MAIN/MCH_MAIN.PrjPcbStructure +++ b/circuit_board/MCH_MAIN/MCH_MAIN.PrjPcbStructure @@ -1,20 +1,20 @@ -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=CPU|SchDesignator=CPU|FileName=MB_CPU_io_ports.SchDoc|SymbolType=Normal|RawFileName=MB_CPU_io_ports.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP0|SchDesignator=DP0|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP1|SchDesignator=DP1|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP2|SchDesignator=DP2|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP3|SchDesignator=DP3|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP4|SchDesignator=DP4|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP5|SchDesignator=DP5|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP6|SchDesignator=DP6|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP7|SchDesignator=DP7|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=FPGA|SchDesignator=FPGA|FileName=MB_main_FPGA.SchDoc|SymbolType=Normal|RawFileName=MB_main_FPGA.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=LETH|SchDesignator=LETH|FileName=MB_CPU_100m_ethernet.SchDoc|SymbolType=Normal|RawFileName=MB_CPU_100m_ethernet.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=SENS|SchDesignator=SENS|FileName=MB_sensors.SchDoc|SymbolType=Normal|RawFileName=MB_sensors.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=U_MB_clocking|SchDesignator=U_MB_clocking|FileName=MB_clocking.SchDoc|SymbolType=Normal|RawFileName=MB_clocking.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=U_MB_CPU_memory|SchDesignator=U_MB_CPU_memory|FileName=MB_CPU_memory.SchDoc|SymbolType=Normal|RawFileName=MB_CPU_memory.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=U_MB_fpga_power|SchDesignator=U_MB_fpga_power|FileName=MB_fpga_power.SchDoc|SymbolType=Normal|RawFileName=MB_fpga_power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=U_MB_power_supply|SchDesignator=U_MB_power_supply|FileName=MB_power_supply.SchDoc|SymbolType=Normal|RawFileName=MB_power_supply.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=U_MB_ZBT_memory|SchDesignator=U_MB_ZBT_memory|FileName=MB_ZBT_memory.SchDoc|SymbolType=Normal|RawFileName=MB_ZBT_memory.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol -Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=WD|SchDesignator=WD|FileName=MB_watchdog_mcu.SchDoc|SymbolType=Normal|RawFileName=MB_watchdog_mcu.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=CPU|SchDesignator=CPU|FileName=MB_CPU_io_ports.SchDoc|SymbolType=Normal|RawFileName=MB_CPU_io_ports.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP0|SchDesignator=DP0|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP1|SchDesignator=DP1|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP2|SchDesignator=DP2|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP3|SchDesignator=DP3|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP4|SchDesignator=DP4|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP5|SchDesignator=DP5|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP6|SchDesignator=DP6|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=DP7|SchDesignator=DP7|FileName=MB_downlink_phy.SchDoc|SymbolType=Normal|RawFileName=MB_downlink_phy.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=FPGA|SchDesignator=FPGA|FileName=MB_main_FPGA.SchDoc|SymbolType=Normal|RawFileName=MB_main_FPGA.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=LETH|SchDesignator=LETH|FileName=MB_CPU_100m_ethernet.SchDoc|SymbolType=Normal|RawFileName=MB_CPU_100m_ethernet.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=SENS|SchDesignator=SENS|FileName=MB_sensors.SchDoc|SymbolType=Normal|RawFileName=MB_sensors.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=U_MB_clocking|SchDesignator=U_MB_clocking|FileName=MB_clocking.SchDoc|SymbolType=Normal|RawFileName=MB_clocking.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=U_MB_CPU_memory|SchDesignator=U_MB_CPU_memory|FileName=MB_CPU_memory.SchDoc|SymbolType=Normal|RawFileName=MB_CPU_memory.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=U_MB_fpga_power|SchDesignator=U_MB_fpga_power|FileName=MB_fpga_power.SchDoc|SymbolType=Normal|RawFileName=MB_fpga_power.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=U_MB_power_supply|SchDesignator=U_MB_power_supply|FileName=MB_power_supply.SchDoc|SymbolType=Normal|RawFileName=MB_power_supply.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=U_MB_ZBT_memory|SchDesignator=U_MB_ZBT_memory|FileName=MB_ZBT_memory.SchDoc|SymbolType=Normal|RawFileName=MB_ZBT_memory.SchDoc|ObjectKind=Sheet Symbol +Record=SheetSymbol|SourceDocument=MB_main.SchDoc|Designator=WD|SchDesignator=WD|FileName=MB_watchdog_mcu.SchDoc|SymbolType=Normal|RawFileName=MB_watchdog_mcu.SchDoc|ObjectKind=Sheet Symbol Record=TopLevelDocument|FileName=MB_main.SchDoc Record=FPGA_COMPONENT|BaseComponentDesignator=IC12|DocumentName=MB_main_FPGA.SchDoc|LibraryReference=EP3C120F780C7|SubProjectPath= |Configuration= |Description=Cyclone III Family FPGA, 531 I/O Pins, 4 PLLs, 780-Pin FBGA, Speed Grade 7, Commercial Grade|SubPartUniqueId1=EGAPETLP|SubPartDocPath1=MB_main_FPGA.SchDoc|SubPartUniqueId2=GRKUQEYM|SubPartDocPath2=MB_main_FPGA.SchDoc|SubPartUniqueId3=LMOYTUSG|SubPartDocPath3=MB_main_FPGA.SchDoc|SubPartUniqueId4=JWMXECIW|SubPartDocPath4=MB_main_FPGA.SchDoc|SubPartUniqueId5=PQBXOWHI|SubPartDocPath5=MB_main_FPGA.SchDoc|SubPartUniqueId6=AYPWGOXG|SubPartDocPath6=MB_main_FPGA.SchDoc|SubPartUniqueId7=NGNKRPJI|SubPartDocPath7=MB_main_FPGA.SchDoc|SubPartUniqueId8=DQPDTACF|SubPartDocPath8=MB_main_FPGA.SchDoc|SubPartUniqueId9=EHCTYWHU|SubPartDocPath9=MB_main_FPGA.SchDoc|SubPartUniqueId10=PAFWOFIU|SubPartDocPath10=MB_fpga_power.SchDoc|SubPartUniqueId11=MFSJOFFR|SubPartDocPath11=MB_fpga_power.SchDoc|SubPartUniqueId12=PIPKAPAR|SubPartDocPath12=MB_fpga_power.SchDoc|SubPartUniqueId13=STUJSJAY|SubPartDocPath13=MB_fpga_power.SchDoc diff --git a/circuit_board/common/templates/uTCA_MCH_PCB1_template.PcbDoc b/circuit_board/common/templates/uTCA_MCH_PCB1_template.PcbDoc index 3e1a2c6f827ddc73976972f74e9b2a0d4a726a99..92df7cc13de840b95f1290243fbbb7606806efb5 100644 Binary files a/circuit_board/common/templates/uTCA_MCH_PCB1_template.PcbDoc and b/circuit_board/common/templates/uTCA_MCH_PCB1_template.PcbDoc differ diff --git a/circuit_board/common/templates/uTCA_MCH_PCB2_4_stub_template.PcbDoc b/circuit_board/common/templates/uTCA_MCH_PCB2_4_stub_template.PcbDoc new file mode 100644 index 0000000000000000000000000000000000000000..bacb013f42e6263ff0fc4e24964f5bc7e7e4a3b1 Binary files /dev/null and b/circuit_board/common/templates/uTCA_MCH_PCB2_4_stub_template.PcbDoc differ diff --git a/circuit_board/common/templates/uTCA_MCH_PCB3_template.PcbDoc b/circuit_board/common/templates/uTCA_MCH_PCB3_template.PcbDoc new file mode 100644 index 0000000000000000000000000000000000000000..00d868e4ac18684d5a108653e0de6ca7ddab8498 Binary files /dev/null and b/circuit_board/common/templates/uTCA_MCH_PCB3_template.PcbDoc differ