improve PSTATs for timing closure
PSTATs module has a very long chain of combinational logic. This causes problems with synthesis timing closure when building gateware for full 18-port switch.
PSTATs module has a very long chain of combinational logic. This causes problems with synthesis timing closure when building gateware for full 18-port switch.