Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit Switch - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
12
Issues
12
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
White Rabbit Switch - Gateware
Commits
e528eb4b
Commit
e528eb4b
authored
Jan 12, 2012
by
Maciej Lipinski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
swcore: adding Manifest to the swcore's testbench
parent
9a3f56b5
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
48 additions
and
7 deletions
+48
-7
Manifest.py
modules/wrsw_swcore/Manifest.py
+29
-7
Manifest.py
testbench/swcore/Manifest.py
+19
-0
No files found.
modules/wrsw_swcore/Manifest.py
View file @
e528eb4b
files
=
[
"swc_async_grow_fifo.vhd"
,
#files = ["swc_async_grow_fifo.vhd",
"swc_async_fifo_ctrl.vhd"
,
# "swc_async_fifo_ctrl.vhd",
"swc_fifo_mem_cell.vhd"
,
# "swc_fifo_mem_cell.vhd",
"swc_async_shrink_fifo.vhd"
,
# "swc_async_shrink_fifo.vhd",
"swc_private_pkg.vhd"
,
# "swc_private_pkg.vhd",
"swc_pipelined_mux.vhd"
,
# "swc_pipelined_mux.vhd",
"swc_async_multiport_mem.vhd"
]
# "swc_async_multiport_mem.vhd"]
files
=
[
"swc_swcore_pkg.vhd"
,
"swc_block_alloc.vhd"
,
"swc_core.vhd"
,
"swc_input_block.vhd"
,
"swc_lost_pck_dealloc.vhd"
,
"swc_multiport_linked_list.vhd"
,
"swc_multiport_page_allocator.vhd"
,
"swc_multiport_pck_pg_free_module.vhd"
,
"swc_ob_prio_queue.vhd"
,
"swc_output_block.vhd"
,
"swc_packet_mem.vhd"
,
"swc_packet_mem_read_pump.vhd"
,
"swc_packet_mem_write_pump.vhd"
,
"swc_page_alloc.vhd"
,
"swc_pck_pg_free_module.vhd"
,
"swc_pck_transfer_arbiter.vhd"
,
"swc_pck_transfer_input.vhd"
,
"swc_pck_transfer_output.vhd"
,
"swc_prio_encoder.vhd"
,
"swc_rr_arbiter.vhd"
,
"generic_ssram_dualport_singleclock.vhd"
]
\ No newline at end of file
testbench/swcore/Manifest.py
0 → 100644
View file @
e528eb4b
target
=
"altera"
action
=
"simulation"
fetchto
=
"../../ip_cores"
files
=
"swc_core.v4.sv"
vlog_opt
=
"+incdir+../../../sim "
modules
=
{
"local"
:
[
"../../platform/altera"
,
"../../modules/wrsw_swcore"
,
],
"git"
:
[
"git://ohwr.org/hdl-core-lib/general-cores.git"
,
],
}
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment