... | @@ -65,11 +65,12 @@ The ISE project in syn/scb\_18ports relates to the top entity and UCF |
... | @@ -65,11 +65,12 @@ The ISE project in syn/scb\_18ports relates to the top entity and UCF |
|
file in top/scb\_18ports directory, i.e. scb\_top\_synthesis.vhd and
|
|
file in top/scb\_18ports directory, i.e. scb\_top\_synthesis.vhd and
|
|
scb\_top\_sythesis.ucf.
|
|
scb\_top\_sythesis.ucf.
|
|
The scb\_top\_sythesis.vhd instantiates top/bare\_top/scb\_top\_bare.vhd
|
|
The scb\_top\_sythesis.vhd instantiates top/bare\_top/scb\_top\_bare.vhd
|
|
with proper
|
|
with proper parameters.
|
|
parameters.
|
|
|
|
|
|
|
|
## Simulation
|
|
## Simulation
|
|
(this assumes you use Linux and have HDLmake in place, otherwise good luck)
|
|
|
|
|
|
(this assumes you use Linux and have HDLmake in place, otherwise good
|
|
|
|
luck)
|
|
|
|
|
|
### Version of HDL compatible with v3.3 software, tag: wr-switch-sw-v3.3
|
|
### Version of HDL compatible with v3.3 software, tag: wr-switch-sw-v3.3
|
|
|
|
|
... | | ... | |