Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
W
White Rabbit core collection
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 29
    • Issues 29
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 2
    • Merge Requests 2
  • CI / CD
    • CI / CD
    • Pipelines
    • Schedules
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • White Rabbit core collection
  • Issues
  • #87

Closed
Open
Opened Oct 02, 2020 by Grzegorz Daniluk@greg.d
  • Report abuse
  • New issue
Report abuse New issue

reduce address space exposed over Wishbone

Currently WR PTP Core exposes directly its full internal address space over external Wishbone interface. This requires a huge memory window being allocated from the designs that instantiate it. In vast majority of cases these applications using WR PTP Core are interested only in reading diagnostics registers.

TODO: add Wishbone address translation module that would "hide" the whole LM32 memory space from external WB interface. Provide registers in Syscon WB peripheral for accessing LM32 memory indirectly so that updating LM32 binary is still possible over Wishbone.

Assignee
Assign to
wrpc-v5.0
Milestone
wrpc-v5.0
Assign milestone
Time tracking
None
Due date
No due date
1
Labels
feature
Assign labels
  • View project labels
Reference: project/wr-cores#87