syn: remove Makefiles, they are auto-generated and contain paths that are not exportable to other users (such as the location of the Xilinx ISE tools)

This allows to use the same top level vhd for different synthesis targets. Example, we can use the
spec_ref_design from top/ in two different syn/, one for a SPEC45T and another one for a SPEC150T.