Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
e1446cba
Commit
e1446cba
authored
Oct 30, 2018
by
Tomasz Wlostowski
Committed by
Grzegorz Daniluk
Sep 15, 2020
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
GTHE3 wrapper: added missing gc_reset_synchronizer sources
parent
6b561411
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
46 additions
and
0 deletions
+46
-0
gc_reset_synchronizer.vhd
...xilinx/wr_gtp_phy/family7-gthe3/gc_reset_synchronizer.vhd
+46
-0
No files found.
platform/xilinx/wr_gtp_phy/family7-gthe3/gc_reset_synchronizer.vhd
0 → 100644
View file @
e1446cba
library
ieee
;
use
ieee
.
std_logic_1164
.
all
;
entity
gc_reset_synchronizer
is
generic
(
g_reset_active_out
:
std_logic
:
=
'0'
);
port
(
clk_i
:
in
std_logic
;
rst_n_a_i
:
in
std_logic
;
rst_synced_o
:
out
std_logic
);
end
gc_reset_synchronizer
;
architecture
rtl
of
gc_reset_synchronizer
is
signal
gc_sync_ffs_sync0
,
gc_sync_ffs_sync1
,
gc_sync_ffs_sync2
:
std_logic
;
attribute
shreg_extract
:
string
;
attribute
shreg_extract
of
gc_sync_ffs_sync0
:
signal
is
"no"
;
attribute
shreg_extract
of
gc_sync_ffs_sync1
:
signal
is
"no"
;
attribute
keep
:
string
;
attribute
keep
of
gc_sync_ffs_sync0
:
signal
is
"true"
;
attribute
keep
of
gc_sync_ffs_sync1
:
signal
is
"true"
;
-- synchronizer attribute for Vivado
attribute
ASYNC_REG
:
string
;
attribute
ASYNC_REG
of
gc_sync_ffs_sync0
:
signal
is
"true"
;
attribute
ASYNC_REG
of
gc_sync_ffs_sync1
:
signal
is
"true"
;
begin
process
(
clk_i
,
rst_n_a_i
)
begin
if
(
rst_n_a_i
=
'0'
)
then
gc_sync_ffs_sync0
<=
'0'
;
gc_sync_ffs_sync1
<=
'0'
;
gc_sync_ffs_sync2
<=
'0'
;
rst_synced_o
<=
g_reset_active_out
;
elsif
rising_edge
(
clk_i
)
then
gc_sync_ffs_sync0
<=
not
rst_n_a_i
;
gc_sync_ffs_sync1
<=
gc_sync_ffs_sync0
;
rst_synced_o
<=
gc_sync_ffs_sync1
;
end
if
;
end
process
;
end
rtl
;
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment