Commit d84673de authored by Grzegorz Daniluk's avatar Grzegorz Daniluk

update Continuous Integration to synthesize for SPEC, SVEC, VFC-HD

parent 9eb0a9a2
Pipeline #437 failed with stages
in 11 minutes and 43 seconds