Commit a72a4223 authored by Tomasz Wlostowski's avatar Tomasz Wlostowski Committed by Tomasz Wlostowski

board/s[v,p]ec: added DMTD clock output

parent be42d527
Pipeline #234 failed with stages
in 7 seconds