Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
9dfd9435
Commit
9dfd9435
authored
Feb 10, 2012
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
added GSI'S Scalable Control Unit demo design (initial commit)
parent
5d852cc7
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
6 changed files
with
627 additions
and
0 deletions
+627
-0
Manifest.py
syn/gsi_scu/wr_core_demo/Manifest.py
+14
-0
exploder_ng.qsf
syn/gsi_scu/wr_core_demo/exploder_ng.qsf
+209
-0
Manifest.py
top/gsi_scu/wr_core_demo/Manifest.py
+2
-0
exploder_ng.vhd
top/gsi_scu/wr_core_demo/exploder_ng.vhd
+367
-0
pow_reset.vhd
top/gsi_scu/wr_core_demo/pow_reset.vhd
+30
-0
readme_platforms.txt
top/readme_platforms.txt
+5
-0
No files found.
syn/gsi_scu/wr_core_demo/Manifest.py
0 → 100644
View file @
9dfd9435
target
=
"altera"
action
=
"synthesis"
fetchto
=
"../../../ip_cores"
syn_device
=
"ep2agx125ef"
syn_grade
=
"c5"
syn_package
=
"29"
syn_top
=
"exploder_ng"
syn_project
=
"exploder_ng"
modules
=
{
"local"
:
[
"../../../"
,
"../../../top/gsi_scu/wr_core_demo"
]}
\ No newline at end of file
syn/gsi_scu/wr_core_demo/exploder_ng.qsf
0 → 100644
View file @
9dfd9435
This diff is collapsed.
Click to expand it.
top/gsi_scu/wr_core_demo/Manifest.py
0 → 100644
View file @
9dfd9435
modules
=
{
"local"
:
"../../../modules/mini_bone"
}
files
=
[
"exploder_ng.vhd"
,
"pow_reset.vhd"
]
\ No newline at end of file
top/gsi_scu/wr_core_demo/exploder_ng.vhd
0 → 100644
View file @
9dfd9435
This diff is collapsed.
Click to expand it.
top/gsi_scu/wr_core_demo/pow_reset.vhd
0 → 100644
View file @
9dfd9435
library
ieee
;
use
ieee
.
std_logic_1164
.
all
;
use
ieee
.
numeric_std
.
all
;
entity
pow_reset
is
port
(
clk
:
in
std_logic
;
-- 125Mhz
nreset
:
buffer
std_logic
);
end
entity
;
architecture
pow_reset_arch
of
pow_reset
is
signal
powerOn
:
unsigned
(
6
downto
0
)
:
=
"0000000"
;
-- 7Bit for 1ms nrst
begin
nres
:
process
(
Clk
)
begin
if
Clk
'event
and
Clk
=
'1'
then
if
nreset
=
'0'
then
powerOn
<=
powerOn
+
1
;
end
if
;
nReset
<=
std_logic
(
powerOn
(
powerON
'high
));
end
if
;
end
process
;
end
architecture
;
top/readme_platforms.txt
0 → 100644
View file @
9dfd9435
Available device plaftorms (so far):
------------------------------------
gsi_scu - GSI's Scalable Control Unit (SCU), based on Altera ArriaII-GX (EP2AGX125)
spec_1_1 - CERN's Simple PCI-Express Carrier (SPEC), based on Xilinx Spartan-6 (XC6SLX45). Version 1.1 or newer (pin-compatible)
\ No newline at end of file
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment