Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
6c060087
Commit
6c060087
authored
Jan 12, 2021
by
Pascal Bos
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
removed ps_uart
parent
e6b16736
Pipeline
#790
failed with stage
in 2 minutes and 1 second
Changes
2
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
7 additions
and
10 deletions
+7
-10
wr_spidr4_pkg.vhd
board/spidr4/wr_spidr4_pkg.vhd
+2
-3
spidr4_wr_ref_top.vhd
top/spidr4_ref_design/spidr4_wr_ref_top.vhd
+5
-7
No files found.
board/spidr4/wr_spidr4_pkg.vhd
View file @
6c060087
...
...
@@ -151,6 +151,7 @@ package wr_spidr4_pkg is
pps_led_o
:
out
std_logic
;
link_ok_o
:
out
std_logic
);
end
component
xwrc_board_spidr4
;
component
zynq_subsystem
is
port
(
ARESETN
:
out
STD_LOGIC_VECTOR
(
0
to
0
);
...
...
@@ -210,9 +211,7 @@ package wr_spidr4_pkg is
SPI_0_0_ss_o
:
out
STD_LOGIC
;
SPI_0_0_ss_t
:
out
STD_LOGIC
;
SYS_CLK_20MHz
:
out
STD_LOGIC
;
SYS_CLK_40MHz
:
out
STD_LOGIC
;
UART_0_0_rxd
:
in
STD_LOGIC
;
UART_0_0_txd
:
out
STD_LOGIC
SYS_CLK_40MHz
:
out
STD_LOGIC
);
end
component
zynq_subsystem
;
...
...
top/spidr4_ref_design/spidr4_wr_ref_top.vhd
View file @
6c060087
...
...
@@ -114,8 +114,8 @@ entity spidr4_wr_ref_top is
-- UART
---------------------------------------------------------------------------
--
uart_rxd_i : in std_logic;
--
uart_txd_o : out std_logic;
uart_rxd_i
:
in
std_logic
;
uart_txd_o
:
out
std_logic
;
---------------------------------------------------------------------------
-- EEPROM interface
...
...
@@ -329,9 +329,7 @@ begin -- architecture top
SPI_0_0_ss2_o
=>
PS_SPI_0_0_ss2_o
,
SPI_0_0_ss_i
=>
'1'
,
SPI_0_0_ss_o
=>
PS_SPI_0_0_ss_o
,
SPI_0_0_ss_t
=>
PS_SPI_0_0_ss_t
,
uart_0_0_rxd
=>
PS_UART_rxd
,
uart_0_0_txd
=>
PS_UART_txd
SPI_0_0_ss_t
=>
PS_SPI_0_0_ss_t
);
-----------------------------------------------------------------------------
...
...
@@ -382,8 +380,8 @@ begin -- architecture top
onewire_i
=>
'1'
,
-- No onewire, Unique ID now via
onewire_oen_o
=>
open
,
-- 24AA025EU48 (I2C Addr 1010.001x)
-- Uart
uart_rxd_i
=>
PS_UART_rxd
,
uart_txd_o
=>
PS_UART_txd
,
uart_rxd_i
=>
uart_rxd_i
,
uart_txd_o
=>
uart_txd_o
,
-- Wishbone
--wb_slave_i => wb_master_o,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment