Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
3
Merge Requests
3
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
092c4b9e
Commit
092c4b9e
authored
Jun 07, 2023
by
Peter Jansweijer
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Generalize lpdc_mdio_regs aux_reset
parent
37c8eebd
Pipeline
#4608
failed with stage
Changes
2
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
10 additions
and
10 deletions
+10
-10
lpdc_mdio_regs.cheby
platform/xilinx/wr_gtp_phy/common/lpdc_mdio_regs.cheby
+2
-2
lpdc_mdio_regs.vhd
platform/xilinx/wr_gtp_phy/common/lpdc_mdio_regs.vhd
+8
-8
No files found.
platform/xilinx/wr_gtp_phy/common/lpdc_mdio_regs.cheby
View file @
092c4b9e
...
...
@@ -71,8 +71,8 @@ memory-map:
description: Reset of PHY CPLL or QPLL
range: 4
- field:
name:
txusrpll
_reset
description:
Reset of PHY TXUSRCLK PLL (GTXE1/2
)
name:
aux
_reset
description:
Auxiliary Reset of PHY (for example to reset TXUSRCLK PLL
)
range: 5
- field:
name: comma_target_pos
...
...
platform/xilinx/wr_gtp_phy/common/lpdc_mdio_regs.vhd
View file @
092c4b9e
-- Do not edit. Generated by cheby 1.6.dev0 using these options:
-- -i lpdc_mdio_regs.cheby --gen-hdl lpdc_mdio_regs.vhd
-- Generated on Wed Jun 07 15:2
4:40
2023 by peterj
-- Generated on Wed Jun 07 15:2
6:27
2023 by peterj
library
ieee
;
...
...
@@ -15,7 +15,7 @@ package lpdc_mdio_regs_pkg is
CTRL_rx_enable
:
std_logic
;
CTRL_rx_sw_reset
:
std_logic
;
CTRL_pll_sw_reset
:
std_logic
;
CTRL_
txusrpll_reset
:
std_logic
;
CTRL_
aux_reset
:
std_logic
;
CTRL_comma_target_pos
:
std_logic_vector
(
7
downto
0
);
CTRL_dmtd_clk_sel
:
std_logic_vector
(
1
downto
0
);
CTRL2_rx_rate
:
std_logic_vector
(
2
downto
0
);
...
...
@@ -91,7 +91,7 @@ architecture syn of lpdc_mdio_regs is
signal
CTRL_rx_enable_reg
:
std_logic
;
signal
CTRL_rx_sw_reset_reg
:
std_logic
;
signal
CTRL_pll_sw_reset_reg
:
std_logic
;
signal
CTRL_
txusrpll_reset_reg
:
std_logic
;
signal
CTRL_
aux_reset_reg
:
std_logic
;
signal
CTRL_comma_target_pos_reg
:
std_logic_vector
(
7
downto
0
);
signal
CTRL_dmtd_clk_sel_reg
:
std_logic_vector
(
1
downto
0
);
signal
CTRL_wreq
:
std_logic
;
...
...
@@ -171,7 +171,7 @@ begin
lpdc_regs_o
.
CTRL_rx_enable
<=
CTRL_rx_enable_reg
;
lpdc_regs_o
.
CTRL_rx_sw_reset
<=
CTRL_rx_sw_reset_reg
;
lpdc_regs_o
.
CTRL_pll_sw_reset
<=
CTRL_pll_sw_reset_reg
;
lpdc_regs_o
.
CTRL_
txusrpll_reset
<=
CTRL_txusrpll
_reset_reg
;
lpdc_regs_o
.
CTRL_
aux_reset
<=
CTRL_aux
_reset_reg
;
lpdc_regs_o
.
CTRL_comma_target_pos
<=
CTRL_comma_target_pos_reg
;
lpdc_regs_o
.
CTRL_dmtd_clk_sel
<=
CTRL_dmtd_clk_sel_reg
;
process
(
clk_i
)
begin
...
...
@@ -182,7 +182,7 @@ begin
CTRL_rx_enable_reg
<=
'0'
;
CTRL_rx_sw_reset_reg
<=
'0'
;
CTRL_pll_sw_reset_reg
<=
'0'
;
CTRL_
txusrpll
_reset_reg
<=
'0'
;
CTRL_
aux
_reset_reg
<=
'0'
;
CTRL_comma_target_pos_reg
<=
"00000000"
;
CTRL_dmtd_clk_sel_reg
<=
"00"
;
CTRL_wack
<=
'0'
;
...
...
@@ -193,7 +193,7 @@ begin
CTRL_rx_enable_reg
<=
wr_dat_d0
(
2
);
CTRL_rx_sw_reset_reg
<=
wr_dat_d0
(
3
);
CTRL_pll_sw_reset_reg
<=
wr_dat_d0
(
4
);
CTRL_
txusrpll
_reset_reg
<=
wr_dat_d0
(
5
);
CTRL_
aux
_reset_reg
<=
wr_dat_d0
(
5
);
CTRL_comma_target_pos_reg
<=
wr_dat_d0
(
13
downto
6
);
CTRL_dmtd_clk_sel_reg
<=
wr_dat_d0
(
15
downto
14
);
end
if
;
...
...
@@ -346,7 +346,7 @@ begin
-- Process for read requests.
process
(
adr_int
,
rd_req_int
,
CTRL_tx_sw_reset_reg
,
CTRL_tx_enable_reg
,
CTRL_rx_enable_reg
,
CTRL_rx_sw_reset_reg
,
CTRL_pll_sw_reset_reg
,
CTRL_
txusrpll
_reset_reg
,
CTRL_comma_target_pos_reg
,
CTRL_
aux
_reset_reg
,
CTRL_comma_target_pos_reg
,
CTRL_dmtd_clk_sel_reg
,
lpdc_regs_i
.
STAT_pll_locked
,
lpdc_regs_i
.
STAT_link_up
,
lpdc_regs_i
.
STAT_link_aligned
,
lpdc_regs_i
.
STAT_tx_rst_done
,
lpdc_regs_i
.
STAT_txusrpll_locked
,
...
...
@@ -375,7 +375,7 @@ begin
rd_dat_d0
(
2
)
<=
CTRL_rx_enable_reg
;
rd_dat_d0
(
3
)
<=
CTRL_rx_sw_reset_reg
;
rd_dat_d0
(
4
)
<=
CTRL_pll_sw_reset_reg
;
rd_dat_d0
(
5
)
<=
CTRL_
txusrpll
_reset_reg
;
rd_dat_d0
(
5
)
<=
CTRL_
aux
_reset_reg
;
rd_dat_d0
(
13
downto
6
)
<=
CTRL_comma_target_pos_reg
;
rd_dat_d0
(
15
downto
14
)
<=
CTRL_dmtd_clk_sel_reg
;
rd_dat_d0
(
31
downto
16
)
<=
(
others
=>
'0'
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment