V
VME64x core
A VHDL core for a VME64x slave. The other side behaves like a Wishbone master.
More info at the Wiki page
Project ID: 10696
-
Tristan Gingold authored
If g_ASYNC_DTACK is set to true (the default is false), /DTACK is asynchronously driven by /DS. In that case, the release of /DTACK must be read from the async driver to handle fast changes.
2d7930f8
Name |
Last commit
|
Last update |
---|---|---|
doc | ||
hdl | ||
.gitmodules | ||
LICENSE | ||
Manifest.py | ||
README |