Programming languages used in this repository

  •   VHDL
    89.0 %
  •   SystemVerilog
    7.03 %
  •   Makefile
    1.95 %
  •   Stata
    0.69 %
  •   Python
    0.53 %
  •   Shell
    0.45 %
  •   Verilog
    0.35 %

Commit statistics for f210991d50edd758e1bbf1754bb03484e7d81507 Mar 31 - Oct 25

  • Total: 316 commits
  • Average per day: 0.1 commits
  • Authors: 15

Commits per day of month

Commits per weekday

Commits per day hour (UTC)