Programming languages used in this repository

  •   VHDL
    88.95 %
  •   SystemVerilog
    7.1 %
  •   Makefile
    1.97 %
  •   Stata
    0.7 %
  •   Python
    0.51 %
  •   Shell
    0.42 %
  •   Verilog
    0.35 %

Commit statistics for a120e2262e1cb23fa611dddb7fa3727b520a125c Mar 31 - Mar 09

  • Total: 386 commits
  • Average per day: 0.1 commits
  • Authors: 17

Commits per day of month

Commits per weekday

Commits per day hour (UTC)