Programming languages used in this repository

  •   VHDL
    89.01 %
  •   SystemVerilog
    7.03 %
  •   Makefile
    1.95 %
  •   Stata
    0.69 %
  •   Python
    0.52 %
  •   Shell
    0.45 %
  •   Verilog
    0.35 %

Commit statistics for 88d3fe21ab2e858e34922355d50bb38deed03d53 Mar 31 - Oct 02

  • Total: 299 commits
  • Average per day: 0.1 commits
  • Authors: 15

Commits per day of month

Commits per weekday

Commits per day hour (UTC)