Programming languages used in this repository

  •   VHDL
    89.0 %
  •   SystemVerilog
    7.04 %
  •   Makefile
    1.96 %
  •   Stata
    0.69 %
  •   Python
    0.52 %
  •   Shell
    0.45 %
  •   Verilog
    0.35 %

Commit statistics for 2865297786a48cd4792a56f7ba23c93339abd2e1 Mar 31 - Dec 01

  • Total: 374 commits
  • Average per day: 0.1 commits
  • Authors: 16

Commits per day of month

Commits per weekday

Commits per day hour (UTC)