Skip to content

V
VME64x core
Commit f98d7278 authored by Tristan Gingold's avatar Tristan Gingold
Browse files
Options

Fix case.

parent f86fd802
Hide whitespace changes
Inline Side-by-side
Showing with 3 additions and 3 deletions
hdl/vme64x-core/rtl/VME_CR_CSR_Space.vhd
View file @ f98d7278
...@@ -335,14 +335,14 @@ begin ...@@ -335,14 +335,14 @@ begin
process (clk_i) process (clk_i)
-- Write to ADER bytes, if implemented. Take advantage of VITAL-1-1 Rule -- Write to ADER bytes, if implemented. Take advantage of VITAL-1-1 Rule
-- 10.19 -- 10.19
procedure set_ADER (Idx : natural range 0 to 7) is procedure Set_ADER (Idx : natural range 0 to 7) is
variable v_byte : integer; variable v_byte : integer;
begin begin
if g_ADEM (Idx) /= x"0000_0000" then if g_ADEM (Idx) /= x"0000_0000" then
v_byte := 3 - to_integer(s_addr(3 downto 2)); v_byte := 3 - to_integer(s_addr(3 downto 2));
s_reg_ader(Idx)(8*v_byte+7 downto 8*v_byte) <= data_i; s_reg_ader(Idx)(8*v_byte+7 downto 8*v_byte) <= data_i;
end if; end if;
end set_ADER; end Set_ADER;
variable csr_idx : unsigned(7 downto 4); variable csr_idx : unsigned(7 downto 4);
variable csr_boff : unsigned(3 downto 2); variable csr_boff : unsigned(3 downto 2);
......
hdl/vme64x-core/rtl/VME_Funct_Match.vhd
View file @ f98d7278
...@@ -127,7 +127,7 @@ begin ...@@ -127,7 +127,7 @@ begin
if s_function_sel_valid = '1' then if s_function_sel_valid = '1' then
mask := (others => '0'); mask := (others => '0');
mask(c_ADEM_M) := g_adem(s_function_sel)(c_ADEM_M); mask(c_ADEM_M) := g_ADEM(s_function_sel)(c_ADEM_M);
addr_o <= addr_i and not mask; addr_o <= addr_i and not mask;
decode_sel_o <= '1'; decode_sel_o <= '1';
else else
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment