Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME64x core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME64x core
Commits
e2962d50
Commit
e2962d50
authored
Sep 07, 2022
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
HDL: tie custom ader_i input to sane default value if not used
parent
5ffce7a4
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
4 additions
and
2 deletions
+4
-2
vme64x_pkg.vhd
hdl/rtl/vme64x_pkg.vhd
+3
-0
xvme64x_core.vhd
hdl/rtl/xvme64x_core.vhd
+1
-2
No files found.
hdl/rtl/vme64x_pkg.vhd
View file @
e2962d50
...
...
@@ -120,6 +120,9 @@ package vme64x_pkg is
type
t_ader_array
is
array
(
t_vme_func_index
range
<>
)
of
std_logic_vector
(
31
downto
0
);
constant
c_default_ader_array
:
t_ader_array
(
0
to
7
)
:
=
(
others
=>
(
others
=>
'0'
)
);
type
t_vme64x_in
is
record
as_n
:
std_logic
;
rst_n
:
std_logic
;
...
...
hdl/rtl/xvme64x_core.vhd
View file @
e2962d50
...
...
@@ -148,8 +148,7 @@ entity xvme64x_core is
-- pulse to the IRQ Generator.
irq_ack_o
:
out
std_logic
;
ader_i
:
in
t_ader_array
(
0
to
7
);
ader_i
:
in
t_ader_array
(
0
to
7
)
:
=
c_default_ader_array
;
-- User CSR
-- The following signals are used when g_USER_CSR_EXT = true
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment