Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME64x core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME64x core
Commits
c50928bb
Commit
c50928bb
authored
Aug 17, 2018
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
MTLB: force stb to 1 after the first WB transaction.
parent
c1ab84ba
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
10 additions
and
17 deletions
+10
-17
vme_bus.vhd
hdl/rtl/vme_bus.vhd
+10
-17
No files found.
hdl/rtl/vme_bus.vhd
View file @
c50928bb
...
...
@@ -164,8 +164,8 @@ architecture rtl of vme_bus is
-- Wait for WB reply
MEMORY_REQ
,
--
Wait for WB negated ack (between half MBLT transactions)
MEMORY_
WAIT_ACK
,
--
Negate STB between half MBLT transactions
MEMORY_
PAUSE
,
-- For read cycle, put data on the bus
DATA_TO_BUS
,
...
...
@@ -546,9 +546,8 @@ begin
s_locDataIn
(
31
downto
0
)
<=
s_locDataIn
(
63
downto
32
);
wb_stb_o
<=
'0'
;
s_mainFSMstate
<=
MEMORY_WAIT_ACK
;
-- STB is 0, wait one cycle before the 2nd xfer.
s_mainFSMstate
<=
MEMORY_PAUSE
;
else
s_mainFSMstate
<=
DTACK_LOW
;
end
if
;
...
...
@@ -574,9 +573,8 @@ begin
s_dataPhase
<=
'0'
;
s_vme_addr_reg
(
2
)
<=
'1'
;
wb_stb_o
<=
'0'
;
s_mainFSMstate
<=
MEMORY_WAIT_ACK
;
-- STB is 0, wait one cycle before the 2nd xfer.
s_mainFSMstate
<=
MEMORY_PAUSE
;
else
s_mainFSMstate
<=
DATA_TO_BUS
;
end
if
;
...
...
@@ -585,15 +583,10 @@ begin
s_mainFSMstate
<=
MEMORY_REQ
;
end
if
;
when
MEMORY_WAIT_ACK
=>
wb_stb_o
<=
'0'
;
if
wb_ack_i
=
'0'
then
wb_stb_o
<=
s_card_sel
and
wb_stall_i
;
s_mainFSMstate
<=
MEMORY_REQ
;
else
s_mainFSMstate
<=
MEMORY_WAIT_ACK
;
end
if
;
when
MEMORY_PAUSE
=>
-- Do not wait until ACK is 0, as ACK can be always 1.
wb_stb_o
<=
'1'
;
s_mainFSMstate
<=
MEMORY_REQ
;
when
DATA_TO_BUS
=>
VME_DTACK_OE_o
<=
'1'
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment