Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME64x core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME64x core
Commits
67d91596
Commit
67d91596
authored
Dec 01, 2017
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Doc update.
parent
b51f2ca6
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
24 additions
and
9 deletions
+24
-9
vme64x_core-ug.md
doc/vme64x_core-ug.md
+24
-9
No files found.
doc/vme64x_core-ug.md
View file @
67d91596
...
@@ -293,6 +293,12 @@ The following signals are used when a user CR area is defined:
...
@@ -293,6 +293,12 @@ The following signals are used when a user CR area is defined:
*
`user_cr_addr_o`
,
`user_cr_data_i`
define an interface to an external ROM
*
`user_cr_addr_o`
,
`user_cr_data_i`
define an interface to an external ROM
containing the user CR values. Data must be stable on the next cycle.
containing the user CR values. Data must be stable on the next cycle.
Note that the
`vme`
ports are designed to be connected to VME bus transceivers
like SN74VMEH2250. In the particular case of the CERN SVEC card, the signals
`berr`
and
`irq`
are inverted by the transceivers, so a
`not`
gate must be
inserted in the FPGA. You can refer to the
`svec_vmecore_test_top.vhd`
file
in the svec repository for an example.
## Programing the VME64x Core
## Programing the VME64x Core
After power-up or reset, the VME core is disabled (as the
After power-up or reset, the VME core is disabled (as the
...
@@ -321,17 +327,26 @@ clears itself during the next CSR write access.
...
@@ -321,17 +327,26 @@ clears itself during the next CSR write access.
## Performances
## Performances
A24 SCT DMA 0x3d
The performances were measured with the
`test_vme`
program, available in
*
Read Rate: 10.270429 MB/sec
the svec repository. In these measures, the master is the A20 board.
*
Write Rate: 10.765994 MB/sec
A24 SCT DMA:
*
Read Rate: 15.761240 MB/sec
*
Write Rate: 17.172745 MB/sec
A24 BLT DMA:
*
Read Rate: 12.472540 MB/sec
*
Write Rate: 12.932751 MB/sec
A24 MBLT DMA:
A24 BLT DMA
*
Read Rate: 25.906049 MB/sec
*
Read Rate: 8.782308 MB/sec
*
Write Rate: 26.259754 MB/sec
*
Write Rate: 9.176580 MB/sec
A24 MBLT DMA
According to the simulation, the bad performances of BLT transfer is due to
*
Read Rate: 15.769639 MB/sec
the master.
*
Write Rate: 17.178069 MB/sec
## Changes in V2 (compared to previous version)
## Changes in V2 (compared to previous version)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment