Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME64x core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME64x core
Commits
593dbebd
Commit
593dbebd
authored
Nov 27, 2017
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
vme_irq_controller: rename reset_n_i to rst_n_i
parent
0343da4d
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
5 additions
and
5 deletions
+5
-5
GD-vme64x-core-review.txt
doc/review-2017-11-13/GD-vme64x-core-review.txt
+1
-1
vme_irq_controller.vhd
hdl/rtl/vme_irq_controller.vhd
+3
-3
xvme64x_core.vhd
hdl/rtl/xvme64x_core.vhd
+1
-1
No files found.
doc/review-2017-11-13/GD-vme64x-core-review.txt
View file @
593dbebd
...
...
@@ -118,4 +118,4 @@
----------------------------
- general-cores submodule in wrong location. Move it from hdl/sim to
ip_cores/general-cores like we have for all the other repos.
Cf Maciej.
Done.
Cf Maciej.
hdl/rtl/vme_irq_controller.vhd
View file @
593dbebd
...
...
@@ -133,7 +133,7 @@ entity vme_irq_controller is
);
port
(
clk_i
:
in
std_logic
;
r
eset_n_i
:
in
std_logic
;
r
st_n_i
:
in
std_logic
;
INT_Level_i
:
in
std_logic_vector
(
2
downto
0
);
INT_Req_i
:
in
std_logic
;
irq_pending_o
:
out
std_logic
;
...
...
@@ -159,7 +159,7 @@ begin
p_retry_fsm
:
process
(
clk_i
)
begin
if
rising_edge
(
clk_i
)
then
if
r
ese
t_n_i
=
'0'
then
if
r
s
t_n_i
=
'0'
then
retry_mask
<=
'1'
;
retry_state
<=
WAIT_IRQ
;
else
...
...
@@ -190,7 +190,7 @@ begin
p_main_fsm
:
process
(
clk_i
)
begin
if
rising_edge
(
clk_i
)
then
if
r
ese
t_n_i
=
'0'
then
if
r
s
t_n_i
=
'0'
then
VME_IRQ_n_o
<=
(
others
=>
'1'
);
s_irq_pending
<=
'0'
;
else
...
...
hdl/rtl/xvme64x_core.vhd
View file @
593dbebd
...
...
@@ -431,7 +431,7 @@ begin
)
port
map
(
clk_i
=>
clk_i
,
r
eset_n_i
=>
s_reset_n
,
-- asserted when low
r
st_n_i
=>
s_reset_n
,
-- asserted when low
INT_Level_i
=>
s_irq_level
,
INT_Req_i
=>
wb_i
.
int
,
irq_pending_o
=>
s_irq_pending
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment