Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME64x core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME64x core
Commits
337d49a9
Commit
337d49a9
authored
Aug 05, 2020
by
Tom Levens
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Implement all generics in verilog wrapper
parent
55e08827
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
71 additions
and
8 deletions
+71
-8
vme64x_core_verilog.vhd
hdl/rtl/vme64x_core_verilog.vhd
+71
-8
No files found.
hdl/rtl/vme64x_core_verilog.vhd
View file @
337d49a9
...
@@ -5,8 +5,7 @@
...
@@ -5,8 +5,7 @@
--
--
-- Different tools interpret verilog/vhdl parameters in different ways
-- Different tools interpret verilog/vhdl parameters in different ways
-- This file is intended to use parameter types most commonly supported
-- This file is intended to use parameter types most commonly supported
-- and translate them to required VHDL values.
------------------------------------------------------------------------
------------------------------------------------------------------------
...
@@ -18,17 +17,49 @@ use work.vme64x_pkg.all;
...
@@ -18,17 +17,49 @@ use work.vme64x_pkg.all;
entity
vme64x_core_verilog
is
entity
vme64x_core_verilog
is
generic
(
generic
(
g_CLOCK_PERIOD
:
natural
;
g_CLOCK_PERIOD
:
natural
;
g_DECODE_AM
:
natural
;
g_DECODE_AM
:
natural
:
=
1
;
g_ENABLE_CR_CSR
:
natural
;
g_ENABLE_CR_CSR
:
natural
:
=
1
;
g_WB_GRANULARITY
:
string
(
1
to
4
)
:
=
"BYTE"
;
g_USER_CSR_EXT
:
natural
:
=
0
;
g_VME32
:
natural
:
=
1
;
g_VME_2e
:
natural
:
=
0
;
g_WB_GRANULARITY
:
string
(
1
to
4
);
g_MANUFACTURER_ID
:
std_logic_vector
(
23
downto
0
);
g_MANUFACTURER_ID
:
std_logic_vector
(
23
downto
0
);
g_BOARD_ID
:
std_logic_vector
(
31
downto
0
);
g_BOARD_ID
:
std_logic_vector
(
31
downto
0
);
g_REVISION_ID
:
std_logic_vector
(
31
downto
0
);
g_REVISION_ID
:
std_logic_vector
(
31
downto
0
);
g_PROGRAM_ID
:
std_logic_vector
(
7
downto
0
);
g_PROGRAM_ID
:
std_logic_vector
(
7
downto
0
);
g_ASCII_PTR
:
std_logic_vector
(
23
downto
0
)
:
=
x"000000"
;
g_BEG_USER_CR
:
std_logic_vector
(
23
downto
0
)
:
=
x"000000"
;
g_END_USER_CR
:
std_logic_vector
(
23
downto
0
)
:
=
x"000000"
;
g_BEG_CRAM
:
std_logic_vector
(
23
downto
0
)
:
=
x"000000"
;
g_END_CRAM
:
std_logic_vector
(
23
downto
0
)
:
=
x"000000"
;
g_BEG_USER_CSR
:
std_logic_vector
(
23
downto
0
)
:
=
x"07ff33"
;
g_END_USER_CSR
:
std_logic_vector
(
23
downto
0
)
:
=
x"07ff5f"
;
g_BEG_SN
:
std_logic_vector
(
23
downto
0
)
:
=
x"000000"
;
g_END_SN
:
std_logic_vector
(
23
downto
0
)
:
=
x"000000"
;
g_DECODER_0_ADEM
:
std_logic_vector
(
31
downto
0
)
:
=
x"ff000000"
;
g_DECODER_0_ADEM
:
std_logic_vector
(
31
downto
0
)
:
=
x"ff000000"
;
g_DECODER_0_AMCAP
:
std_logic_vector
(
63
downto
0
)
:
=
x"00000000_0000ff00"
;
g_DECODER_0_AMCAP
:
std_logic_vector
(
63
downto
0
)
:
=
x"00000000_0000ff00"
;
g_DECODER_0_DAWPR
:
std_logic_vector
(
7
downto
0
)
:
=
x"84"
;
g_DECODER_1_ADEM
:
std_logic_vector
(
31
downto
0
)
:
=
x"fff80000"
;
g_DECODER_1_ADEM
:
std_logic_vector
(
31
downto
0
)
:
=
x"fff80000"
;
g_DECODER_1_AMCAP
:
std_logic_vector
(
63
downto
0
)
:
=
x"ff000000_00000000"
);
g_DECODER_1_AMCAP
:
std_logic_vector
(
63
downto
0
)
:
=
x"ff000000_00000000"
;
g_DECODER_1_DAWPR
:
std_logic_vector
(
7
downto
0
)
:
=
x"84"
;
g_DECODER_2_ADEM
:
std_logic_vector
(
31
downto
0
)
:
=
x"00000000"
;
g_DECODER_2_AMCAP
:
std_logic_vector
(
63
downto
0
)
:
=
x"00000000_00000000"
;
g_DECODER_2_DAWPR
:
std_logic_vector
(
7
downto
0
)
:
=
x"84"
;
g_DECODER_3_ADEM
:
std_logic_vector
(
31
downto
0
)
:
=
x"00000000"
;
g_DECODER_3_AMCAP
:
std_logic_vector
(
63
downto
0
)
:
=
x"00000000_00000000"
;
g_DECODER_3_DAWPR
:
std_logic_vector
(
7
downto
0
)
:
=
x"84"
;
g_DECODER_4_ADEM
:
std_logic_vector
(
31
downto
0
)
:
=
x"00000000"
;
g_DECODER_4_AMCAP
:
std_logic_vector
(
63
downto
0
)
:
=
x"00000000_00000000"
;
g_DECODER_4_DAWPR
:
std_logic_vector
(
7
downto
0
)
:
=
x"84"
;
g_DECODER_5_ADEM
:
std_logic_vector
(
31
downto
0
)
:
=
x"00000000"
;
g_DECODER_5_AMCAP
:
std_logic_vector
(
63
downto
0
)
:
=
x"00000000_00000000"
;
g_DECODER_5_DAWPR
:
std_logic_vector
(
7
downto
0
)
:
=
x"84"
;
g_DECODER_6_ADEM
:
std_logic_vector
(
31
downto
0
)
:
=
x"00000000"
;
g_DECODER_6_AMCAP
:
std_logic_vector
(
63
downto
0
)
:
=
x"00000000_00000000"
;
g_DECODER_6_DAWPR
:
std_logic_vector
(
7
downto
0
)
:
=
x"84"
;
g_DECODER_7_ADEM
:
std_logic_vector
(
31
downto
0
)
:
=
x"00000000"
;
g_DECODER_7_AMCAP
:
std_logic_vector
(
63
downto
0
)
:
=
x"00000000_00000000"
;
g_DECODER_7_DAWPR
:
std_logic_vector
(
7
downto
0
)
:
=
x"84"
);
port
(
port
(
clk_i
:
std_logic
;
clk_i
:
std_logic
;
rst_n_i
:
std_logic
;
rst_n_i
:
std_logic
;
...
@@ -109,16 +140,48 @@ begin
...
@@ -109,16 +140,48 @@ begin
g_CLOCK_PERIOD
=>
g_CLOCK_PERIOD
,
g_CLOCK_PERIOD
=>
g_CLOCK_PERIOD
,
g_DECODE_AM
=>
nat_to_bool
(
g_DECODE_AM
),
g_DECODE_AM
=>
nat_to_bool
(
g_DECODE_AM
),
g_ENABLE_CR_CSR
=>
nat_to_bool
(
g_ENABLE_CR_CSR
),
g_ENABLE_CR_CSR
=>
nat_to_bool
(
g_ENABLE_CR_CSR
),
g_USER_CSR_EXT
=>
nat_to_bool
(
g_USER_CSR_EXT
),
g_VME32
=>
nat_to_bool
(
g_VME32
),
g_VME_2e
=>
nat_to_bool
(
g_VME_2e
),
g_WB_GRANULARITY
=>
string_to_wb_grn
(
g_WB_GRANULARITY
),
g_WB_GRANULARITY
=>
string_to_wb_grn
(
g_WB_GRANULARITY
),
g_MANUFACTURER_ID
=>
g_MANUFACTURER_ID
,
g_MANUFACTURER_ID
=>
g_MANUFACTURER_ID
,
g_BOARD_ID
=>
g_BOARD_ID
,
g_BOARD_ID
=>
g_BOARD_ID
,
g_REVISION_ID
=>
g_REVISION_ID
,
g_REVISION_ID
=>
g_REVISION_ID
,
g_PROGRAM_ID
=>
g_PROGRAM_ID
,
g_PROGRAM_ID
=>
g_PROGRAM_ID
,
g_ASCII_PTR
=>
g_ASCII_PTR
,
g_BEG_USER_CR
=>
g_BEG_USER_CR
,
g_END_USER_CR
=>
g_END_USER_CR
,
g_BEG_CRAM
=>
g_BEG_CRAM
,
g_END_CRAM
=>
g_END_CRAM
,
g_BEG_USER_CSR
=>
g_BEG_USER_CSR
,
g_END_USER_CSR
=>
g_END_USER_CSR
,
g_BEG_SN
=>
g_BEG_SN
,
g_END_SN
=>
g_END_SN
,
g_DECODER_0_ADEM
=>
g_DECODER_0_ADEM
,
g_DECODER_0_ADEM
=>
g_DECODER_0_ADEM
,
g_DECODER_0_AMCAP
=>
g_DECODER_0_AMCAP
,
g_DECODER_0_AMCAP
=>
g_DECODER_0_AMCAP
,
g_DECODER_0_DAWPR
=>
g_DECODER_0_DAWPR
,
g_DECODER_1_ADEM
=>
g_DECODER_1_ADEM
,
g_DECODER_1_ADEM
=>
g_DECODER_1_ADEM
,
g_DECODER_1_AMCAP
=>
g_DECODER_1_AMCAP
)
g_DECODER_1_AMCAP
=>
g_DECODER_1_AMCAP
,
port
map
(
g_DECODER_1_DAWPR
=>
g_DECODER_1_DAWPR
,
g_DECODER_2_ADEM
=>
g_DECODER_2_ADEM
,
g_DECODER_2_AMCAP
=>
g_DECODER_2_AMCAP
,
g_DECODER_2_DAWPR
=>
g_DECODER_2_DAWPR
,
g_DECODER_3_ADEM
=>
g_DECODER_3_ADEM
,
g_DECODER_3_AMCAP
=>
g_DECODER_3_AMCAP
,
g_DECODER_3_DAWPR
=>
g_DECODER_3_DAWPR
,
g_DECODER_4_ADEM
=>
g_DECODER_4_ADEM
,
g_DECODER_4_AMCAP
=>
g_DECODER_4_AMCAP
,
g_DECODER_4_DAWPR
=>
g_DECODER_4_DAWPR
,
g_DECODER_5_ADEM
=>
g_DECODER_5_ADEM
,
g_DECODER_5_AMCAP
=>
g_DECODER_5_AMCAP
,
g_DECODER_5_DAWPR
=>
g_DECODER_5_DAWPR
,
g_DECODER_6_ADEM
=>
g_DECODER_6_ADEM
,
g_DECODER_6_AMCAP
=>
g_DECODER_6_AMCAP
,
g_DECODER_6_DAWPR
=>
g_DECODER_6_DAWPR
,
g_DECODER_7_ADEM
=>
g_DECODER_7_ADEM
,
g_DECODER_7_AMCAP
=>
g_DECODER_7_AMCAP
,
g_DECODER_7_DAWPR
=>
g_DECODER_7_DAWPR
)
port
map
(
clk_i
=>
clk_i
,
clk_i
=>
clk_i
,
rst_n_i
=>
rst_n_i
,
rst_n_i
=>
rst_n_i
,
rst_n_o
=>
rst_n_o
,
rst_n_o
=>
rst_n_o
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment